risky

A tiny virtual processor with a RISC-inspired instruction set

Stars

3

Forks

0

Language

C

Last Updated

May 16, 2022

Similar Repos
Repo Language Stars Description Updated At
Verilog 3 A RISC Processor based on AVR instruction set Sep 14, 2021
VHDL 3 DLX RISC Processor implementation with extended instruction set and windowed register file Jun 15, 2022
C 3 Six stage RISC-V processor supporting the RV32I instruction set Nov 28, 2022
Verilog 8 5 Stage Pipelined RISC V Processor Design for RV32I Instruction Set May 22, 2023
TeX 2562 RISC-V Instruction Set Manual Apr 24, 2023
None 32 RISC-V Instruction Set Metadata Apr 20, 2023
TeX 2 RISC-V Instruction Set Manual Oct 13, 2020
TeX 2 RISC-V Instruction Set Manual Oct 03, 2023
TeX 2 RISC-V Instruction Set Manual Mar 14, 2024
C 7 A tiny virtual machine with extensible instruction set written in pure C Mar 02, 2017
Python 699 Random instruction generator for RISC-V processor verification Oct 05, 2022
Python 2 Random instruction generator for RISC-V processor verification Oct 20, 2023
C++ 40 Instruction set simulator for RISC-V Jun 27, 2022
C 27 Tiny RISC-V virtual machine Jan 29, 2023
F# 187 F# RISC-V Instruction Set formal specification Apr 15, 2023
VHDL 6 A Simple 5-stage 32-bit pipelined processor with Harvard architecture and a RISC-like instruction set architecture. Jun 17, 2022
Verilog 2 32-Bit Pipelined Reduced Instruction Set Computer (RISC) processor in Verilog along with sorting code written … Jan 31, 2023
VHDL 2 Microprogrammed Instruction Set Processor programmed in VHDL May 03, 2023
None 9 SV/UVM based instruction generator for RISC-V processor verification Jun 12, 2022
None 2 SV/UVM based instruction generator for RISC-V processor verification Nov 26, 2022
Verilog 6 A RISC CPU instruction set for academy experiment Mar 23, 2020
Dart 95 RISC-V Instruction Set Simulator (Built for education). Jul 12, 2022
Kotlin 146 RISC-V instruction set simulator built for education Jul 08, 2022
JavaScript 2 RISC-V instruction set simulator built for education Mar 31, 2022
JavaScript 6 RISC-V instruction set simulator built for education Apr 23, 2023
Rust 9 A RISC-V virtual processor, written in Rust. Aug 24, 2022
Verilog 36 Educational load/store instruction set architecture processor simulator Apr 16, 2023
Batchfile 4 32-Bit RISC inspired Processor with Von Neumann Architecture using Logisim May 21, 2022
Rust 2 A interpreter (VM) for the U-RISC instruction-set Jul 26, 2022
SystemVerilog 5 RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle). Sep 05, 2022
C++ 64 Instruction set simulator for RISC-V, MIPS and ARM-v6m Apr 13, 2023
None 196 Western Digital’s Open Source RISC-V SweRV Instruction Set Simulator Apr 29, 2022
Scheme 2 Scheme utility procedures for the RISC-V instruction set architecture Feb 15, 2023
C 3 A lean-and-mean virtual stack machine with a reduced instruction set Aug 02, 2023
JavaScript 2 RISC-V instruction encoding/decoding Sep 15, 2023
Rust 17 A cross-platform RISC-V interpreter that implements the RV32IMA instruction set. Apr 04, 2022
Verilog 5 AtomRV32 is a 32bit CPU based on RISC-V instruction set architecture. Jul 30, 2022
Verilog 2 A tiny RISC-V processor for hard-real-time FPGA-based applications. Mar 09, 2024
Lua 3 A tiny mock assembly instruction set written in pure luau. Apr 25, 2023
Assembly 57 Configurable RISC-V Processor Mar 20, 2023
Verilog 2 32 bit RISC Processor Jun 11, 2021
Verilog 17 32-bit RISC processor May 16, 2022
C 7 RISC-V processor model May 15, 2023
Assembly 2 Configurable RISC-V Processor Jul 06, 2023
VHDL 4 An 8-bit processor in VHDL based on a simple instruction set Jun 26, 2022
C++ 30 An instruction set simulator based on DBT-RISE implementing the RISC-V ISA Feb 04, 2022
Python 2 Software and documents related to the RISC-V open standard instruction set architecture. Jul 29, 2021
JavaScript 122 A visual simulator for teaching computer architecture using the RISC-V instruction set Apr 26, 2023
C 3 BESSPIN RISC-V Instruction Latency Tests. Sep 12, 2022
Scala 8 Aurora Risc-V pipeline is the continuous and somewhat overlapped movement of instruction to the processor … Nov 14, 2022