Stars
5
Forks
1
Language
VHDL
Last Updated
Nov 24, 2021
Similar Repos
| Repo | Language | Stars | Description | Updated At |
|---|---|---|---|---|
| VHDL | 5 | FPGA-SoC-Linux example(1) binary and project and test code for DE10-Nano | Nov 01, 2021 | |
| Tcl | 5 | FPGA-SoC-Linux example(1) binary and project and test code for ZYBO | Apr 06, 2023 | |
| Tcl | 4 | FPGA-SoC-Linux example(1) binary and project and test code for PYNQ-Z1 | Apr 06, 2023 | |
| Tcl | 3 | FPGA-SoC-Linux example(1) binary and project and test code for ZYBO-Z7 | Apr 05, 2023 | |
| Tcl | 4 | FPGA-SoC-Linux example(２) binary and project and test code for ZYBO-Z7 | Apr 11, 2022 | |
| Verilog | 3 | OpenRISC SOC for the De0 Nano FPGA dev board | Jan 29, 2022 | |
| Verilog | 4 | OpenRISC multicore SoC for De0 Nano | Jan 29, 2022 | |
| Shell | 2 | U-Boot image for DE0-Nano-SoC | Nov 23, 2021 | |
| Tcl | 7 | ZynqMP-FPGA-Linux Example (2) binary and test code for Ultra96 | Oct 09, 2020 | |
| C | 4 | Hardware Software codesign project for DE0 Nano SoC development board. | Feb 11, 2022 | |
| C | 2 | FPGA-SoC-Linux example(1) source code repository | Mar 12, 2019 | |
| VHDL | 5 | Some example circuits written in VHDL for Terasic DE0-Nano FPGA board. | Mar 15, 2022 | |
| Tcl | 4 | ZynqMP-FPGA-Linux Example BNN(Binarized Neural Network) binary and test code for Ultra96 | Dec 28, 2020 | |
| C | 138 | FPGA+SoC+Linux+Device Tree Overlay+FPGA Manager U-Boot&Linux Kernel&Debian11 Images (for Xilinx:Zynq-Zybo:PYNQ-Z1 Altera:de0-nano-soc:de10-nano) | Apr 17, 2023 | |
| Verilog | 2 | A digital recorder for fpga in verilog, tested on de0 nano. | Jan 29, 2022 | |
| None | 4 | PMOD adapter for Intel DE0-Nano-SoC boards proprietary 40-pin GPIO header. | Aug 29, 2021 | |
| Verilog | 3 | can node from open cores, control via hps and wishbone from de0-nano-soc | Feb 13, 2023 | |
| C | 138 | FPGA SoC code and application example for Hackaday Supercon 2019 badge | Jun 06, 2022 | |
| C | 2 | FPGA SoC code and application example for Hackaday Supercon 2019 badge | Mar 30, 2022 | |
| None | 2 | FPGA SoC code and application example for Hackaday Supercon 2019 badge | Apr 15, 2024 | |
| VHDL | 2 | A tilemap example written in VHDL for the DE0 Nano | Mar 15, 2022 | |
| VHDL | 2 | A LED matrix controller written in VHDL for the DE0-Nano FPGA development board. | Apr 11, 2022 | |
| Verilog | 4 | ARP / ICMP test for Tang-Nano FPGA. | Jan 25, 2022 | |
| Verilog | 14 | Verilog uart receiver and transmitter modules for De0 Nano | Jun 19, 2022 | |
| Verilog | 3 | SoC for Pblaze FPGA | Apr 17, 2023 | |
| HTML | 9 | FPGA X68000 I/O Board for DE0-CV | Nov 17, 2021 | |
| Verilog | 7 | Verilog ADC interface for adc128s022 found in De0 Nano | Mar 02, 2022 | |
| C | 109 | FPGA+SoC+Linux+Device Tree Overlay+FPGA Manager U-Boot&Linux Kernel&Debian11 Images (for Xilinx:Zynq Ultrascale+ MPSoC) | Apr 11, 2023 | |
| VHDL | 3 | Quantized Convolution (strip) binary and project and test code for Ultra96 | Aug 21, 2020 | |
| VHDL | 3 | RISC-V based microprocessor system for Altera DE0 FPGA board | May 07, 2023 | |
| HTML | 3 | snake game for de0-cv Cyclone V FPGA dev board | May 07, 2023 | |
| Ruby | 6 | Example for ZynqMP-FPGA-XRT(Xilinx RunTime for ZynqMP-FPGA-Linux) | May 13, 2022 | |
| Shell | 8 | FPGA+SoC+Linux+Device Tree Overlay+FPGA Manager U-Boot&Linux Kernel&Ubuntu 20.04 Desktop Images (for Xilinx:Zynq Ultrascale+ MPSoC) | Sep 26, 2022 | |
| C | 44 | FPGA GPU design for DE1-SoC | Jul 31, 2022 | |
| C | 79 | example project for Longan Nano (GD32VF) | May 31, 2022 | |
| None | 7 | FPGA example project folder | Jan 06, 2021 | |
| C++ | 2 | sweetRV 🧁 is a SoC with a minimal RISC-V processor with firmware for IceSugar-Nano FPGA | Sep 01, 2023 | |
| C | 462 | Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro | Apr 27, 2023 | |
| C | 2 | Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro | Apr 11, 2023 | |
| None | 2 | Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro | Jun 19, 2023 | |
| C# | 2 | Example project with test scenes and code for MDFramework | May 06, 2023 | |
| Verilog | 3 | An Universal FPGA Framework for SoC Simulation and Verification | Feb 10, 2023 | |
| Scala | 3 | Spinal Project template of Tang Nano 9K FPGA board | May 06, 2022 | |
| CSS | 47 | Document for Tang Nano FPGA board | May 16, 2022 | |
| GLSL | 2 | Pulse Generator for Tang-Nano FPGA. | Dec 02, 2022 | |
| Rust | 3 | Test project for embedded Rust development on BL808 SoC | Nov 19, 2022 | |
| Verilog | 2 | A Game Project in Verilog with the DE1-SOC FPGA chip. | Apr 23, 2024 | |
| VHDL | 4 | Example project using vhdl for ice40HX1K fpga | Feb 10, 2023 | |
| VHDL | 4 | ADC sample using SG DMA of ZYNQ SoC FPGA (copy from ALINX example) | Mar 26, 2023 | |
| C | 2022 | Linux Test Project http://linux-test-project.github.io/ | May 02, 2023 |