spi_slave

SPI Slave for the UPduino and other FPGA's, includes a SPI Slave to 32 bit Wishbone master core.

Stars

2

Forks

1

Language

SystemVerilog

Last Updated

Jul 03, 2023

Similar Repos
Repo Language Stars Description Updated At
C++ 2 Testing ESP32 SPI master + slave Mar 21, 2022
C 2 Demonstrates Arduino master communicating with AVR slave over SPI Jun 05, 2022
C++ 5 esp32 SPI slave in case you need to sniff what the master sends Aug 10, 2022
Verilog 8 SPI client core in verilog, tested with raspberry pi SPI master Mar 17, 2022
Verilog 3 📡 In this project, we only focus on the Multi-Slave Regular Mode. We design and … Nov 08, 2023
Ruby 2 starts a redis slave process and balances communication between the master and slave Mar 28, 2017
SystemVerilog 10 To verify the SPI Master IP using the APB and SPI AVIPs Aug 11, 2022
C++ 5 Arduino SPI Slave example for the Seeeduino XIAO Dec 23, 2022
Verilog 2 The RTL for an SPI slave memory interface Nov 23, 2023
Python 46 Micropython Modbus RTU Slave/Master and TCP Server/Slave library Apr 10, 2023
Go 2 master and slave docker images synchronization Dec 13, 2022
Python 5 SPI bridge between Arduino (ATmega32u4) and ReSpeaker (MT7688), ATmega32u4 as a SPI slave Apr 13, 2021
C++ 15 Modbus master and slave implementation in C++ Dec 29, 2022
Python 2 Bit bang an SPI interface to modify the SPI flash register Nov 16, 2022
C++ 2 Modbus RTU Slave/Master for the Arduino Platform Aug 06, 2022
C++ 194 Modbus RTU Slave/Master for the Arduino Platform May 09, 2023
C# 2 MongoDB master-slave sync by the change stream Apr 11, 2023
Python 2 StatsD forwarder for Mesos master and slave metrics Mar 23, 2017
C 23 PIC Microcontroller Master and Slave Modbus RTU Protocol Mar 15, 2023
Objective-C 3 Merge the ESP32 SPI master example and ULP sound example. Aug 27, 2021
C++ 15 An Example for Slave SPI Communication on ESP32 and Arduino Platform Jul 20, 2022
PHP 6 Magento 2 CE Split Database to Master and Slave Jan 10, 2022
Python 7 Jon's Redis Pool. Provides Master / Slave discovery and failover Jul 05, 2019
Rust 6 A thread with a lifetime. Divide a value into master and slave. After the lifetime … Feb 22, 2021
Verilog 4 A lightweight pipeline between the AXI master interface and the AXI slave interface Sep 06, 2022
Verilog 4 Designing means to communicate between an SPI master and an AXI master Jun 22, 2023
Python 32 Small footprint and configurable SPI core Apr 04, 2023
PLpgSQL 2 PostgreSQL 11 multinode and PgPool-II cluster config (master/slave) Jun 06, 2022
Makefile 2 Master repository which includes most other OCR-D repositories as submodules May 12, 2022
Makefile 59 Master repository which includes most other OCR-D repositories as submodules Aug 09, 2022
Go 101 Database client library, proxy for any master slave, master master structures. Lightweight, performant and auto … Mar 06, 2023
C++ 4 A spark core library for driving WS2812 based LED strips using SPI for bit timing Nov 25, 2015
Verilog 8 Exchange data using spi, the code simulate the master's behavior of send data to slave. Mar 26, 2022
None 4 Redis Dockerfiles (docker.io) for standalone (master), replication (slave) and sentinel setup. Jul 25, 2020
Java 4 Spring Master Slave Database Configuration and Dynamic Datasource Switching Using AbstractRoutingDataSource Feb 28, 2023
HTML 40 EtherCAT Slave(XMC4800) and Master(IgH), Open source both in hardware and software Apr 04, 2023
Go 4 Go definitions for the Mesos `{master}:5050/metrics/snapshot` and `{slave}:5051/metrics/snapshot` endpoints Jan 28, 2023
SystemVerilog 4 Moving Average Jan 28, 2022
SystemVerilog 4 Collaborative project to create an advanced GPU for the Microcom computer. Jun 12, 2022
SystemVerilog 4 SystemVerilog HDMI encoder, serializer & PLL generator. Tested on Cyclone IV-E, Compatible with Quartus 13.0 … May 25, 2022
SystemVerilog 4 This example .BMP generator and ASCII script file reader can be adapted to test code … May 25, 2022
SystemVerilog 4 FPGA low latency 10GBASE-R PCS May 19, 2022
SystemVerilog 4 A continually growing system verilog parts library Dec 09, 2021
SystemVerilog 4 基于FPGA的CNN图像分类系统 May 06, 2022
SystemVerilog 4 Intel CPU Garage Challenge Jun 13, 2022
SystemVerilog 4 system verilog course labs Nov 09, 2021
SystemVerilog 4 Hardware-Software codesign project. Dec 12, 2021
SystemVerilog 4 Verilog code for a simple synth module; developed on TinyFPGA BX Jul 18, 2022
    verilator-dynamic-scheduler-tests
SystemVerilog 4 None Mar 04, 2022
SystemVerilog 4 まともなRISC-V CPU Jul 18, 2022