thinpad_top

基于MIPS指令集的cpu设计，能够通过龙芯杯个人赛测试。

Stars

4

Forks

0

Language

VHDL

Last Updated

Jul 02, 2022

Similar Repos
Repo Language Stars Description Updated At
Rust 2 MIPS CPU Emulator Nov 04, 2022
VHDL 6 MIPS Single Cycle CPU Nov 09, 2020
Verilog 2 Multiple Cycle MIPS CPU May 05, 2024
Verilog 480 MIPS CPU implemented in Verilog Aug 12, 2022
Verilog 2 Mips five stage pipeline CPU Oct 11, 2021
Verilog 3 A 31-commands MIPS CPU Jun 13, 2022
VHDL 2 A simple MIPS architecture CPU Jun 21, 2023
Verilog 4 Verilog CPU design for MIPS instructions Jan 19, 2021
VHDL 6 Computer Organization course project:THCO-MIPS CPU Dec 01, 2020
Verilog 10 A simple MIPS CPU, for fun. Jul 15, 2020
Java 11 MIPS-I CPU architecture for OpenComputers Jan 04, 2020
VHDL 20 A pipelined MIPS-Lite CPU implementation Jan 26, 2023
Assembly 2 Test cases for MIPS CPU implementation Jan 28, 2023
None 2 MIPS CPU Constructed By Chisel 3. Jan 11, 2023
TeX 29 Very Naive MIPS CPU using Clash May 20, 2023
Verilog 5 A MIPS CPU softcore using verilog Apr 21, 2023
Verilog 2 Single Cycle MIPS CPU with Instruction Set MIPS-Lite1 in Verilog. Jan 17, 2022
Verilog 431 一步一步写MIPS CPU Sep 12, 2022
VHDL 6 MIPS Pipelined CPU simulation using VHDL language Feb 27, 2023
Assembly 82 使用logisim搭建mips cpu Aug 15, 2022
Assembly 88 A Simulative MIPS CPU running on Logisim. Apr 11, 2023
Verilog 2 MIPS cpu on FPGA Nexys4 (31 instrs ) Jul 12, 2022
Verilog 3 MIPS CPU on FPGA Nexys4 (54 intrs) Mar 08, 2023
Verilog 4 A simple 5-stage pipelined MIPS CPU. May 20, 2023
Verilog 4 Verilog implementation of a MIPS-R2000 CPU Apr 13, 2023
Verilog 2 a mips cpu for NSCSCC in 2020 Apr 07, 2022
Verilog 21 Mips五级流水线CPU Jul 23, 2023
None 5 MIPS Single-Cycle CPU, Multi-Cycle CPU, Multi-Cycle MicroSystem Course Design. Jun 26, 2022
Verilog 5 A toy CPU with five-stage MIPS pipeline Nov 22, 2021
Objective-C 22 Experimental MIPS CPU plugin for the Hopper Disassembler Apr 01, 2021
Verilog 2 Simple simulator of MIPS CPU written in Verilog Sep 07, 2022
Verilog 2 The SoC for EggMIPS, a superscalar MIPS CPU Jan 01, 2022
C++ 2 measure (multi thread) CPU process MIPS with C++ Mar 15, 2023
VHDL 2 My attempts to create a soft core MIPS CPU. Jun 22, 2022
Verilog 18 Pipelined MIPS CPU（course assignment for BUAA-Computer-Organization） Jan 10, 2023
C 11 Unicorn CPU emulator framework (ARM, AArch64, M68K, Mips, Sparc, X86) May 17, 2022
Verilog 24 💻 A 5-stage pipeline MIPS CPU implementation in Verilog. Feb 21, 2023
Haskell 33 💻 A 5-stage pipeline MIPS CPU design in Haskell. Jan 24, 2023
C 2 Unicorn CPU emulator framework (ARM, AArch64, M68K, Mips, Sparc, X86) Feb 13, 2022
C 2 Unicorn CPU emulator framework (ARM, AArch64, M68K, Mips, Sparc, X86) Mar 22, 2022
C 2 Unicorn CPU emulator framework (ARM, AArch64, M68K, Mips, Sparc, X86) Mar 28, 2018
C 3 Unicorn CPU emulator framework (ARM, AArch64, M68K, Mips, Sparc, X86) Oct 23, 2020
C 26 Unicorn CPU emulator framework (ARM, AArch64, M68K, Mips, Sparc, X86) May 31, 2022
C 39 Unicorn CPU emulator framework (ARM, AArch64, M68K, Mips, Sparc, X86) Jul 19, 2022
Verilog 3 A single cycle MIPS RISC-V CPU Core using Verilog Mar 08, 2023
C 2 Unicorn CPU emulator framework (ARM, AArch64, M68K, Mips, Sparc, X86) Apr 09, 2023
C 2 Unicorn CPU emulator framework (ARM, AArch64, M68K, Mips, Sparc, X86) Jul 21, 2023
None 2 Unicorn CPU emulator framework (ARM, AArch64, M68K, Mips, Sparc, X86) Jun 16, 2023
Verilog 7 The MIPS CPU from previous CQU NSCSCC team and debugged by me running uCore MIPS … Jan 02, 2023
VHDL 8 A dual core MIPS subset CPU written in behavioral, synthesizable VHDL Dec 20, 2021