bitmanip

RISC-V Bit Manipulation ISA Extension

Stars

3

Forks

0

Language

Python

Last Updated

Nov 01, 2023

Similar Repos

Repo	Language	Stars	Description	Updated At
rvv-simulator	C++	13	RISC-V vector extension ISA simulation	Apr 14, 2023
riscv	JavaScript	2	RISC-V ISA helpers	Aug 01, 2022
riscv-isa-sim	C	8	RISC-V Functional ISA Simulator	May 21, 2022
isa8_backplane	None	80	ISA 8-bit Backplane	May 17, 2023
f32c	VHDL	374	A 32-bit RISC-V / MIPS ISA retargetable CPU core & SoC, 1.63 DMIPS/MHz	May 11, 2023
riscv-sodor	Scala	515	educational microarchitectures for risc-v isa	Aug 05, 2022
riscv-isa-sim	C	1374	Spike, a RISC-V ISA Simulator	Jun 26, 2022
plct-spike	None	8	Spike, a RISC-V ISA Simulator	Jan 31, 2023
grift	Haskell	48	Galois RISC-V ISA Formal Tools	Mar 26, 2023
riscv-isa-sim	C	2	Spike, a RISC-V ISA Simulator	Dec 14, 2021
riscv-isa-sim	C	3	Spike, a RISC-V ISA Simulator	Sep 07, 2021
riscv-isa-sim	C	2	Spike, a RISC-V ISA Simulator	Dec 01, 2022
riscv-isa-sim	C	3	Spike, a RISC-V ISA Simulator	Apr 14, 2023
riscv-isa-sim	C	4	Spike, a RISC-V ISA Simulator	Feb 14, 2022
riscv-isa-sim	C	2	Spike, a RISC-V ISA Simulator	Nov 06, 2023
isa8_eth	Assembly	67	ISA 8-Bit Ethernet Controller	May 17, 2023
RISCY-AS	Python	4	An assembler for the RISC-V ISA	May 15, 2016
riscv-tools	Shell	1005	RISC-V Tools (ISA Simulator and Tests)	Aug 21, 2022
RISCV_ISA_CoreDSL	None	2	CoreDSL descriptions of the RISC-V ISA	Apr 26, 2022
riscv-python-model	Python	26	Python Model of the RISC-V ISA	Jun 27, 2022
RISC-V-Vector	SystemVerilog	56	Vector processor for RISC-V vector ISA	May 08, 2023
riscv	Verilog	2	Pipelined CPU microarchitecture RISC-V ISA RV32I.	Dec 09, 2023
qemu-riscv128	C	5	Adding support for risc-v 128-bit extension to QEMU	Dec 01, 2022
bits	CoffeeScript	4	Easy bit manipulation	Jan 28, 2023
RISC-Processor-32-bit-Verilog	Verilog	2	32 bit RISC Processor	Jun 11, 2021
RISC-Processor	Verilog	17	32-bit RISC processor	May 16, 2022
riscv-tools	Shell	6	RISC-V Tools (GNU Toolchain, ISA Simulator, Tests)	Mar 20, 2022
riscv-harmony	Rust	12	A RISC-V ISA simulator written in Rust	Aug 03, 2021
nux	SystemVerilog	4	A synthesizable RISC processor implementing the Power ISA	Mar 16, 2022
BitsX.jl	Julia	2	bit manipulation and static bit vectors	Mar 28, 2024
z80	None	4	Z80 PC with 8 bit ISA backplane	Jul 16, 2022
BitOperations.jl	Julia	7	Julia Bit Manipulation Functions	Nov 29, 2021
circom-circuits	Circom	2	Bit manipulation in Circom	Sep 17, 2023
rp8	SystemVerilog	6	RISC processor 8bit (AVR ISA), RTL based on 'navre'	Jul 20, 2017
ckb-vm	Rust	282	CKB's vm, based on open source RISC-V ISA	Aug 05, 2022
Kotsu2Risc	SystemVerilog	5	system verilog implementation of RISC-V ISA for FPGA	Sep 20, 2022
FreeRTOS-RISCV	C	68	A port of FreeRTOS for the RISC-V ISA	Jan 28, 2023
minicc	C	2	a RISC-V ISA c compiler ported from chibicc	Jul 12, 2023
risc-v-python	Python	2	Primitive CPU implementation in Python using RISC-V ISA	Mar 02, 2024
ravenna	C	8	32-bit RISC-V microcontroller	May 11, 2022
rv32-sail	C	16	32-bit RISC-V Emulator	Mar 02, 2022
simple-rv64gc	C	2	RISC-V 64-bit kernel	Oct 12, 2022
monotech_xt-cf-mini	None	10	Miniature 8-bit ISA CompactFlash Interface + Boot ROM	May 02, 2023
core-v-xif	None	25	RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA …	Jul 28, 2022
e16-co502-RISCV-Pipeline-CPU-Implimentation-Group2	Verilog	2	This is the RISC-V ISA implementation by Group 2	Jun 27, 2022
riscv-poky	None	61	Port of the Yocto Project to the RISC-V ISA	Jun 28, 2021
riscv-semantics	Haskell	120	A formal semantics of the RISC-V ISA in Haskell	Jul 21, 2022
libriscv	Haskell	3	Extensible implementation of the RISC-V ISA based on FreeMonads	Jul 10, 2023
bitman	JavaScript	2	Bare-bones bit manipulation language.	Jul 06, 2017
RISC-Pipelined-Processor-32-bit-Verilog	Verilog	5	Simple Pipelined 32 bit RISC Processor	Jul 16, 2022