pcileech-fpga

FPGA modules used together with the PCILeech Direct Memory Access (DMA) Attack Software

Stars

655

Forks

137

Language

Verilog

Last Updated

May 22, 2024

Similar Repos
Repo Language Stars Description Updated At
C 2749 Direct Memory Access (DMA) Attack Software Oct 17, 2022
C 4 Direct Memory Access (DMA) Attack Software Aug 16, 2022
None 2 Direct Memory Access (DMA) Attack Software Apr 11, 2023
SystemVerilog 5 Direct Access Memory for MPSoC Aug 12, 2022
Go 29 High performance memory efficient serialization library with direct wire access Aug 11, 2021
C++ 4 Direct Memory Access GUI Simulation using Qt C++ Apr 24, 2023
Python 5 Rapid Abstraction FPGA Toolbox - Python toolbox which provides direct access to FPGA hardware peripherals Dec 19, 2022
C 21 FastPath_MP: An FPGA-based multi-path architecture for direct access from FPGA to NVMe SSD Sep 12, 2022
C++ 21 Direct flash memory access, round robin virtual pages and EEPROM like memory. Aug 23, 2022
C 2 An RDMA(Remote Direct Memory Access) backend for AIFM, Application-integrated Far Memory Apr 26, 2023
C++ 2 C++ library for AXI DMA with direct and scatter-gather support Apr 13, 2023
C++ 18 A ReClass.NET plugin which allows direct memory access via dll injection. Jun 23, 2022
SystemVerilog 2 FPGA setup with memory and Risc V CPU May 14, 2023
None 6 Remote Direct Memory Access (RDMA) with RTI Connext DDS. Transfer data at 10s of Gbps … Oct 31, 2021
Eagle 2 FPGA computer, software compatible with Pyldin-601 Nov 28, 2019
SystemVerilog 4 Moving Average Jan 28, 2022
SystemVerilog 4 Collaborative project to create an advanced GPU for the Microcom computer. Jun 12, 2022
SystemVerilog 4 SystemVerilog HDMI encoder, serializer & PLL generator. Tested on Cyclone IV-E, Compatible with Quartus 13.0 … May 25, 2022
SystemVerilog 4 This example .BMP generator and ASCII script file reader can be adapted to test code … May 25, 2022
SystemVerilog 4 FPGA low latency 10GBASE-R PCS May 19, 2022
SystemVerilog 4 A continually growing system verilog parts library Dec 09, 2021
SystemVerilog 4 基于FPGA的CNN图像分类系统 May 06, 2022
SystemVerilog 4 Intel CPU Garage Challenge Jun 13, 2022
SystemVerilog 4 system verilog course labs Nov 09, 2021
SystemVerilog 4 Hardware-Software codesign project. Dec 12, 2021
SystemVerilog 4 Verilog code for a simple synth module; developed on TinyFPGA BX Jul 18, 2022
    verilator-dynamic-scheduler-tests
SystemVerilog 4 None Mar 04, 2022
SystemVerilog 4 まともなRISC-V CPU Jul 18, 2022
SystemVerilog 4 Goal: Write an even higher performing solution generator Feb 22, 2021
SystemVerilog 4 Verification IP for APB protocol Jul 30, 2022
    apb_spi_master
SystemVerilog 4 None Aug 07, 2022
    axi2mem
SystemVerilog 4 None Jan 21, 2022
SystemVerilog 4 RISC-V Core Local Interrupt Controller (CLINT) Jul 14, 2022
    cluster_interconnect
SystemVerilog 4 None Feb 17, 2022
SystemVerilog 4 IP Blocks to Support Design, Prototyping, and Verification of PULP on FPGAs Feb 07, 2022
SystemVerilog 4 Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores Jun 15, 2022
SystemVerilog 4 Neural Engine, 16 input channels Jul 18, 2022
    redundancy_cells
SystemVerilog 4 None Jun 29, 2022
    udma_core
SystemVerilog 4 None Mar 30, 2022
    udma_qspi
SystemVerilog 4 None Jun 05, 2022
    svlint-action
SystemVerilog 4 None Sep 17, 2020
SystemVerilog 4 A simulated memory controller for use in FPGA designs that want to model real system … Jul 12, 2021
SystemVerilog 4 Financial Technology with SoC-NTM verified with UVM/OSVVM/FV Jul 19, 2022
SystemVerilog 4 A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA) Aug 06, 2022
SystemVerilog 4 RISC-V assembler/dis-assembler written in SystemVerilog Nov 18, 2020
SystemVerilog 5 🎓 Repositório com as atividades desenvolvidas ao longo da disciplina de laboratório de organização e … Jun 01, 2022
SystemVerilog 5 8086-compatible cpu May 06, 2022
SystemVerilog 5 SPIで制御出来るアクセラレータ Nov 17, 2021
SystemVerilog 5 Verification IP for SPI protocol Jul 30, 2022
SystemVerilog 5 A chisel3 wrapper for pulp-platform/fpnew Aug 01, 2020