ne16

Neural Engine, 16 input channels

Stars

10

Forks

2

Language

SystemVerilog

Last Updated

Sep 17, 2023

Similar Repos
Repo Language Stars Description Updated At
SystemVerilog 4 Moving Average Jan 28, 2022
SystemVerilog 4 Collaborative project to create an advanced GPU for the Microcom computer. Jun 12, 2022
SystemVerilog 4 SystemVerilog HDMI encoder, serializer & PLL generator. Tested on Cyclone IV-E, Compatible with Quartus 13.0 … May 25, 2022
SystemVerilog 4 This example .BMP generator and ASCII script file reader can be adapted to test code … May 25, 2022
SystemVerilog 4 FPGA low latency 10GBASE-R PCS May 19, 2022
SystemVerilog 4 A continually growing system verilog parts library Dec 09, 2021
SystemVerilog 4 基于FPGA的CNN图像分类系统 May 06, 2022
SystemVerilog 4 Intel CPU Garage Challenge Jun 13, 2022
SystemVerilog 4 system verilog course labs Nov 09, 2021
SystemVerilog 4 Hardware-Software codesign project. Dec 12, 2021
SystemVerilog 4 Verilog code for a simple synth module; developed on TinyFPGA BX Jul 18, 2022
    verilator-dynamic-scheduler-tests
SystemVerilog 4 None Mar 04, 2022
SystemVerilog 4 まともなRISC-V CPU Jul 18, 2022
SystemVerilog 4 Goal: Write an even higher performing solution generator Feb 22, 2021
SystemVerilog 4 Verification IP for APB protocol Jul 30, 2022
    apb_spi_master
SystemVerilog 4 None Aug 07, 2022
    axi2mem
SystemVerilog 4 None Jan 21, 2022
SystemVerilog 4 RISC-V Core Local Interrupt Controller (CLINT) Jul 14, 2022
    cluster_interconnect
SystemVerilog 4 None Feb 17, 2022
SystemVerilog 4 IP Blocks to Support Design, Prototyping, and Verification of PULP on FPGAs Feb 07, 2022
SystemVerilog 4 Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores Jun 15, 2022
    redundancy_cells
SystemVerilog 4 None Jun 29, 2022
    udma_core
SystemVerilog 4 None Mar 30, 2022
    udma_qspi
SystemVerilog 4 None Jun 05, 2022
    svlint-action
SystemVerilog 4 None Sep 17, 2020
SystemVerilog 4 A simulated memory controller for use in FPGA designs that want to model real system … Jul 12, 2021
SystemVerilog 4 Financial Technology with SoC-NTM verified with UVM/OSVVM/FV Jul 19, 2022
SystemVerilog 4 A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA) Aug 06, 2022
SystemVerilog 4 RISC-V assembler/dis-assembler written in SystemVerilog Nov 18, 2020
SystemVerilog 5 🎓 Repositório com as atividades desenvolvidas ao longo da disciplina de laboratório de organização e … Jun 01, 2022
SystemVerilog 5 8086-compatible cpu May 06, 2022
SystemVerilog 5 SPIで制御出来るアクセラレータ Nov 17, 2021
SystemVerilog 5 Verification IP for SPI protocol Jul 30, 2022
SystemVerilog 5 A chisel3 wrapper for pulp-platform/fpnew Aug 01, 2020
SystemVerilog 5 APB Logic Jun 14, 2022
SystemVerilog 5 IPs for control-plane integration of Hardware Processing Engines (HWPEs) within a PULP system May 10, 2022
SystemVerilog 5 Development Fork (unstable) Apr 19, 2022
SystemVerilog 5 Collection of IP cores usable to lowRISC SoC Mar 16, 2022
SystemVerilog 5 Direct Access Memory for MPSoC Aug 12, 2022
SystemVerilog 5 Hardware Description Language Translator Feb 19, 2022
SystemVerilog 5 riscv-core-as-simple-as-passible Aug 20, 2022
SystemVerilog 5 vBlake-RTL Dec 25, 2021
SystemVerilog 5 A Verilog synthesis flow for Minecraft redstone circuits Jun 08, 2022
SystemVerilog 5 RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle). Sep 05, 2022
SystemVerilog 6 数字IC验证案例（SV and UVM） May 29, 2022
    fpga-npu
SystemVerilog 6 None Jun 28, 2022
    Distributed-DecisionTrees
SystemVerilog 6 None May 25, 2022
SystemVerilog 6 Implementation of ZPU processor in Verilog May 01, 2021
SystemVerilog 6 UVM testbench for verifying the Pulpino SoC May 22, 2022
    apb_gpio
SystemVerilog 6 None Aug 27, 2021