ableC-tensor-algebra

A tensor algebra compiler implemented as an ableC extension

Stars

2

Forks

0

Language

SystemVerilog

Last Updated

Nov 07, 2022

Similar Repos
Repo Language Stars Description Updated At
C++ 1108 The Tensor Algebra Compiler (taco) computes sparse tensor expressions on CPUs and GPUs Apr 29, 2023
C++ 2 The Tensor Algebra Compiler (taco) computes tensor expressions on sparse and dense tensors Apr 22, 2020
C++ 4 The Tensor Algebra Compiler (taco) computes sparse tensor expressions on CPUs and GPUs Nov 30, 2022
C++ 5 Repository to reproduce the results from paper "The Tensor Algebra Compiler". Apr 21, 2023
C++ 34 Basic Tensor Algebra Subroutines Jul 01, 2022
Julia 19 Tensor algebra utility library Dec 27, 2022
Mathematica 2 Cartesian tensor algebra in Mathematica Sep 08, 2018
C++ 6 Tensor Algebra for many-body methods Feb 07, 2023
C++ 21 TbGAL: Tensor-Based Geometric Algebra Library Aug 19, 2022
HTML 40 Tensor algebra system written in lua Sep 10, 2022
Python 3 Large-scale tensor algebra using pyCOMPSs Feb 16, 2023
Julia 42 Tensor algebra abstract type interoperability setup Apr 17, 2023
C++ 2 C++ Library to perform Tensor Algebra Apr 24, 2023
Julia 21 Lightweight package for sharing tensor-algebra definitions May 02, 2022
Python 2 Tensor Network algorithms implemented in python. Mar 03, 2023
Python 89 SparseTIR: Sparse Tensor Compiler for Deep Learning May 01, 2023
C++ 574 A lightweight high performance tensor algebra framework for modern C++ May 14, 2023
Fortran 12 Basic numerical tensor algebra library for distributed heterogeneous HPC platforms Mar 10, 2023
SystemVerilog 4 Moving Average Jan 28, 2022
SystemVerilog 4 Collaborative project to create an advanced GPU for the Microcom computer. Jun 12, 2022
SystemVerilog 4 SystemVerilog HDMI encoder, serializer & PLL generator. Tested on Cyclone IV-E, Compatible with Quartus 13.0 … May 25, 2022
SystemVerilog 4 This example .BMP generator and ASCII script file reader can be adapted to test code … May 25, 2022
SystemVerilog 4 FPGA low latency 10GBASE-R PCS May 19, 2022
SystemVerilog 4 A continually growing system verilog parts library Dec 09, 2021
SystemVerilog 4 基于FPGA的CNN图像分类系统 May 06, 2022
SystemVerilog 4 Intel CPU Garage Challenge Jun 13, 2022
SystemVerilog 4 system verilog course labs Nov 09, 2021
SystemVerilog 4 Hardware-Software codesign project. Dec 12, 2021
SystemVerilog 4 Verilog code for a simple synth module; developed on TinyFPGA BX Jul 18, 2022
    verilator-dynamic-scheduler-tests
SystemVerilog 4 None Mar 04, 2022
SystemVerilog 4 まともなRISC-V CPU Jul 18, 2022
SystemVerilog 4 Goal: Write an even higher performing solution generator Feb 22, 2021
SystemVerilog 4 Verification IP for APB protocol Jul 30, 2022
    apb_spi_master
SystemVerilog 4 None Aug 07, 2022
    axi2mem
SystemVerilog 4 None Jan 21, 2022
SystemVerilog 4 RISC-V Core Local Interrupt Controller (CLINT) Jul 14, 2022
    cluster_interconnect
SystemVerilog 4 None Feb 17, 2022
SystemVerilog 4 IP Blocks to Support Design, Prototyping, and Verification of PULP on FPGAs Feb 07, 2022
SystemVerilog 4 Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores Jun 15, 2022
SystemVerilog 4 Neural Engine, 16 input channels Jul 18, 2022
    redundancy_cells
SystemVerilog 4 None Jun 29, 2022
    udma_core
SystemVerilog 4 None Mar 30, 2022
    udma_qspi
SystemVerilog 4 None Jun 05, 2022
    svlint-action
SystemVerilog 4 None Sep 17, 2020
SystemVerilog 4 A simulated memory controller for use in FPGA designs that want to model real system … Jul 12, 2021
SystemVerilog 4 Financial Technology with SoC-NTM verified with UVM/OSVVM/FV Jul 19, 2022
SystemVerilog 4 A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA) Aug 06, 2022
SystemVerilog 4 RISC-V assembler/dis-assembler written in SystemVerilog Nov 18, 2020
SystemVerilog 5 🎓 Repositório com as atividades desenvolvidas ao longo da disciplina de laboratório de organização e … Jun 01, 2022
SystemVerilog 5 8086-compatible cpu May 06, 2022