Stars
4
Forks
5
Language
Verilog
Last Updated
Mar 30, 2022
Similar Repos
Repo | Language | Stars | Description | Updated At |
---|---|---|---|---|
Pascal | 2 | Library for calculation of SHA3 and Keccak hashes. Following hash variants are implemented: Keccak224, Keccak256, … | Sep 30, 2022 | |
SystemVerilog | 6 | UVM testbench for verifying the Pulpino SoC | May 22, 2022 | |
JavaScript | 135 | SHA3 for JavaScript - The Keccak family of hash algorithms | Mar 25, 2023 | |
Rust | 2 | Implementation of SHA3 Hash 256/keccak-f variant for Ethereum hashing | Feb 25, 2023 | |
SystemVerilog | 2 | UVM TestBench For Verification Of Synchronous FIFO With Reactive Stimulus | Dec 25, 2021 | |
SystemVerilog | 10 | Implements a simple UVM based testbench for a simple memory DUT. | Apr 24, 2023 | |
SystemVerilog | 9 | This repository contains an example of the connection between an UVM Testbench and a Python … | Jan 13, 2023 | |
None | 3 | Core UVM Framework libraries with modifications for mkdv | Apr 02, 2022 | |
SystemVerilog | 56 | AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is … | May 07, 2022 | |
Python | 22 | An example Python-based MDV testbench for apbi2c core | Mar 10, 2023 | |
Python | 2 | Simple downloaded for https://kisskh.me/ | Aug 05, 2022 | |
Jupyter Notebook | 3 | Simple downloaded for https://kodekloud.com/ | Apr 22, 2023 | |
None | 9 | Group of most downloaded datasets extracted from https://www.openml.org | Sep 28, 2022 | |
JavaScript | 63 | Checklist Plugin creates simple checklists for Redmine issues. Downloaded from http://www.redminecrm.com/projects/checklist/ | Apr 28, 2023 | |
Jupyter Notebook | 5 | Data and Trained models can be downloaded from https://goo.gl/7PrKD2 | Jan 09, 2022 | |
Ruby | 2 | Archive of redmine_agile plugin downloaded from https://www.redmineup.com/pages/plugins/agile | May 20, 2024 | |
Python | 25 | This repo contain the PY-UVM Framework for RISC-V Single Cycle Core | May 05, 2023 | |
C# | 3 | From: https://sourceforge.net/projects/directshownet/ | Feb 11, 2022 | |
Roff | 11 | from https://sourceforge.net/projects/libquickmail/ | Nov 04, 2022 | |
Assembly | 2 | SNES Projects automatically generated from libRetroReversing SNES9X core | May 08, 2022 | |
C | 4 | fork from https://alioth.debian.org/projects/minicom/ | Feb 21, 2020 | |
R | 5 | fork from https://sourceforge.net/projects/xmsannotator/ | Jan 06, 2022 | |
C | 9 | clone from https://sourceforge.net/projects/dns2socks/ | Jul 11, 2022 | |
Java | 2 | copied from https://sourceforge.net/projects/eps2pgf/ | Nov 09, 2022 | |
Java | 3 | Imported from https://sourceforge.net/projects/javahexeditor/ | Feb 20, 2021 | |
R | 3 | fork from https://sourceforge.net/projects/xmsanalyzer/ | Dec 09, 2021 | |
JavaScript | 45 | Sample projects from https://velopert.com/ (KOREAN) | Aug 07, 2022 | |
SCSS | 2 | Completed practice projects from https://www.frontendmentor.io/ | Jun 21, 2022 | |
C++ | 5 | clone from https://sourceforge.net/projects/xcas/ | Jan 16, 2023 | |
C++ | 5 | imported from https://sourceforge.net/projects/sleepyhead/ | Jan 28, 2023 | |
Java | 30 | All example projects from https://huongdanjava.com. | Apr 15, 2023 | |
C | 3 | Forked from https://sourceforge.net/projects/sshpass | Aug 28, 2022 | |
None | 2 | Completed practice projects from https://www.frontendmentor.io/ | Aug 30, 2022 | |
Shell | 2 | Download from https://sourceforge.net/projects/ssocks/ | May 07, 2024 | |
Go | 4 | Fork from https://github.com/v2ray/v2ray-core/ | Jun 21, 2022 | |
Mustache | 2 | Mirror from https://gitlab.git.writemy.codes/KJDev/CORE-Backplane | Jan 18, 2023 | |
JavaScript | 10 | [Beat Saber] Tool for creating playlists from downloaded songs | Aug 03, 2022 | |
Dockerfile | 3 | Localization (translation) files for Open edX, downloaded from Transifex | Aug 02, 2022 | |
Verilog | 3 | SJTU CS145 Computer Architecture Labs. | Apr 08, 2022 | |
Verilog | 4 | This is the design experiment of a third-year computer composition principle course in a university. … | Mar 15, 2021 | |
Verilog | 4 | Skywater 130nm LDO parts and DPLL | May 03, 2022 | |
Verilog | 4 | None | Apr 11, 2022 | |
Verilog | 4 | [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs | Mar 27, 2022 | |
Verilog | 4 | None | Jun 02, 2022 | |
Verilog | 4 | Comprehensive hardware library in Verilog for hardware primitives | Oct 30, 2021 | |
Verilog | 4 | Verilog RS232 Enhanced Synch-UART & RS232 Debugger HDL core with PC host RS232 real-time Hex-editor … | May 25, 2022 | |
Verilog | 4 | None | Jun 07, 2022 | |
Verilog | 4 | None | Jan 04, 2022 | |
Verilog | 4 | FIFO implementation with different clock domains for read and write. | Jun 16, 2022 | |
Verilog | 4 | 鉴于网上RISC v版单周期CPU完整资料较少,基本无能够直接运行版本,上传代码,仅供大家参考。相关问题可以联系作者[email protected]。 | Jul 05, 2022 |