mips-cpu

This is the design experiment of a third-year computer composition principle course in a university. It can run a 32-bit …

Stars

4

Forks

1

Language

Verilog

Last Updated

Mar 15, 2021

Similar Repos
Repo Language Stars Description Updated At
Verilog 2 Single Cycle MIPS CPU with Instruction Set MIPS-Lite1 in Verilog. Jan 17, 2022
Verilog 3 Multi Cycle MIPS MicroSystem with Instruction Set MIPS-Lite3 in Verilog. Jan 17, 2022
Verilog 4 Verilog CPU design for MIPS instructions Jan 19, 2021
Verilog 5 Single Cycle MIPS Pipelined Processor using Verilog Apr 21, 2023
Verilog 2 A single-cycle MIPS processor implementation in verilog. Jul 26, 2022
Verilog 3 Single Cycle & 5-stage Pipelined MIPS Simulator in Verilog Mar 11, 2023
Verilog 3 A single cycle MIPS RISC-V CPU Core using Verilog Mar 08, 2023
Verilog 12 A Verilog module for disassembling MIPS code. Feb 04, 2023
VHDL 4 Simple, single cycle MIPS implementation in VHDL. Extended to support most instructions. May 15, 2020
Tcl 2 Single Cycle implementation with some basic instructions of the RV32I instruction set. Dec 12, 2021
Python 2 Converting between Machine code and MIPS 32 RISC instruction. Feb 12, 2022
Verilog 2 👨🏻‍💻 Pipelined MIPS I CPU with 49 instructions & multiplication & direct-mapped cache in Verilog. Jul 03, 2020
Verilog 3 A single cycle CPU running on Xilinx Spartan 6 XC6LX16-CS324, supporting 31 MIPS instructions. Mar 09, 2020
Verilog 3 This repository contains the verilog code files of Single Cycle RISC-V architecture Apr 19, 2023
Verilog 5 Implement a Verilog code to simulate the MIPS Processor and using Python GUI assembler. May 30, 2022
Verilog 2 32-Bit Pipelined Reduced Instruction Set Computer (RISC) processor in Verilog along with sorting code written … Jan 31, 2023
C++ 2 The executable instructions or simply instructions tell the processor what to do. Each instruction consists … Jan 16, 2020
Verilog 3 SJTU CS145 Computer Architecture Labs. Apr 08, 2022
Verilog 4 Skywater 130nm LDO parts and DPLL May 03, 2022
    CREME_DIGITAL
Verilog 4 None Apr 11, 2022
Verilog 4 [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs Mar 27, 2022
Verilog 4 UVM Testbench for Keccak sha3 core downloaded from Opencores https://opencores.org/projects/sha3 Mar 30, 2022
    axi4lite_sha3
Verilog 4 None Jun 02, 2022
Verilog 4 Comprehensive hardware library in Verilog for hardware primitives Oct 30, 2021
Verilog 4 Verilog RS232 Enhanced Synch-UART & RS232 Debugger HDL core with PC host RS232 real-time Hex-editor … May 25, 2022
    RealCPU
Verilog 4 None Jun 07, 2022
    cpu
Verilog 4 None Jan 04, 2022
Verilog 4 FIFO implementation with different clock domains for read and write. Jun 16, 2022
Verilog 4 鉴于网上RISC v版单周期CPU完整资料较少，基本无能够直接运行版本，上传代码，仅供大家参考。相关问题可以联系作者[email protected]。 Jul 05, 2022
    caravel-LoesterSoC
Verilog 4 None Apr 14, 2022
Verilog 4 Import of the demon core from SVN http://gadgetforge.gadgetfactory.net/svn/butterflylogic/trunk/Verilog_Core/ Jul 19, 2016
Verilog 4 Single-cycle and pipelined MIPS CPUs written for learning purpose. Written in 12 hours. Jun 21, 2022
Verilog 4 The AY-3-8500 Pong-on-a-chip for the Ulx3s ECP5 board Jul 18, 2022
Verilog 4 Version of Ice40Beeb for Ulx3s ECP5 board Jul 18, 2022
Verilog 4 ColecoVision console for the Ulx3s ECP5 board Jul 18, 2022
Verilog 4 Sega Master System for Ulx3s ECP5 FPGA Jul 18, 2022
Verilog 4 Minimal Commodore Vic 20 core for the Ulx3s ECP5 board Jul 18, 2022
Verilog 4 "High density" digital standard cells for SKY130 provided by SkyWater. Jul 31, 2022
Verilog 4 "Low speed" digital standard cells for SKY130 provided by SkyWater. Jul 31, 2022
    openrcx-calibration
Verilog 4 None Aug 06, 2022
Verilog 4 Verilog-Based-NoC-Simulator Oct 30, 2019
    ice40
Verilog 4 None Jan 20, 2022
    fpga-lvds-ddr
Verilog 4 None Mar 17, 2022
    mph-tristate-test
Verilog 4 None Mar 17, 2022
    multi-project-harness
Verilog 4 None Mar 12, 2021
Verilog 4 Demo project for Zero to ASIC course & presentations Jun 01, 2022
    caravel_aes
Verilog 4 None Oct 10, 2021
Verilog 4 Class project implementing Reorder Buffer in Tomasula Algorithm Aug 03, 2022
Verilog 4 ComProc project home Apr 29, 2022
Verilog 4 uchan's Electronics laboratory. Experimental projects. Apr 17, 2022