nerv

Naive Educational RISC V processor

Stars

67

Forks

12

Language

SystemVerilog

Last Updated

May 07, 2024

Similar Repos
Repo Language Stars Description Updated At
Assembly 57 Configurable RISC-V Processor Mar 20, 2023
Verilog 2 32 bit RISC Processor Jun 11, 2021
Verilog 17 32-bit RISC processor May 16, 2022
C 7 RISC-V processor model May 15, 2023
Assembly 2 Configurable RISC-V Processor Jul 06, 2023
Verilog 6 Single Cycle RISC MIPS Processor Mar 06, 2022
Verilog 2 Simple RISC-V processor project Dec 20, 2020
Verilog 16 A pipelined RISC-V processor Feb 23, 2023
Java 2 A RISC-V processor simulator Jun 16, 2023
None 172 Educational materials for RISC-V Jul 13, 2022
None 2 Educational materials for RISC-V Apr 26, 2023
None 2 Educational materials for RISC-V Dec 05, 2023
JavaScript 2 Payment Processor for Bitcoin (Educational) Jun 21, 2022
Verilog 5 Simple Pipelined 32 bit RISC Processor Jul 16, 2022
SystemVerilog 9 64-bit multicore RISC-V processor Aug 05, 2022
None 8 Huawei Hi3861 RISC-V processor notes May 11, 2023
SystemVerilog 5 SystemVerilog realization of RISC-V processor May 08, 2023
Python 2 RISC-V processor implemented in Amaranth Jan 09, 2023
Scala 515 educational microarchitectures for risc-v isa Aug 05, 2022
SystemVerilog 10 RISC-V Processor Implementation (RV32IM, TileLink-UL) May 02, 2022
Python 247 A 32-bit RISC-V soft processor Jun 12, 2022
Scala 2922 Open-source high-performance RISC-V processor Aug 15, 2022
C 2 RISC-V processor tracing tools and library Oct 04, 2021
Haskell 29 Superscalar RISC-V processor written in Clash. Jul 31, 2022
None 2 Open-source high-performance RISC-V processor Jun 15, 2022
None 2 RISC-V Processor written in Amaranth HDL Jan 07, 2023
Python 2 A 32-bit RISC-V soft processor Feb 28, 2023
SystemVerilog 56 Vector processor for RISC-V vector ISA May 08, 2023
Scala 2 Open-source high-performance RISC-V processor Jul 12, 2023
SystemVerilog 3 Formal Verification of RISC V IM Processor Feb 14, 2023
C 2 Simple 3-stage pipeline RISC-V processor Apr 18, 2024
Python 24 The Educational RISC-V Toolset in Python Jan 29, 2023
Python 36 Verilog implementation of the educational "Simplez" processor Oct 28, 2022
C 3 Educational purpose OS for Intel x86 processor May 06, 2023
Python 2 PlatformIO support for the educational processor SIMPLEZ Dec 05, 2023
Python 699 Random instruction generator for RISC-V processor verification Oct 05, 2022
Verilog 3 A RISC Processor based on AVR instruction set Sep 14, 2021
Python 20 Smol 2-stage RISC-V processor in nMigen Jun 05, 2022
Rust 9 A RISC-V virtual processor, written in Rust. Aug 24, 2022
Rust 488 RISC-V processor emulator written in Rust+WASM Apr 22, 2023
SystemVerilog 4 A synthesizable RISC processor implementing the Power ISA Mar 16, 2022
Verilog 3 Verilog implementation of the 32-bit RISC processor. May 23, 2022
Python 2 Random instruction generator for RISC-V processor verification Oct 20, 2023
Verilog 3 32 Bits RISC-V Processor with Approximate Functions Jun 27, 2023
C 5 RISC-V PVP is a modular and parameterized RISC-V Processor Verification Platform. Oct 05, 2021
SystemVerilog 4 Moving Average Jan 28, 2022
SystemVerilog 4 Collaborative project to create an advanced GPU for the Microcom computer. Jun 12, 2022
SystemVerilog 4 SystemVerilog HDMI encoder, serializer & PLL generator. Tested on Cyclone IV-E, Compatible with Quartus 13.0 … May 25, 2022
SystemVerilog 4 This example .BMP generator and ASCII script file reader can be adapted to test code … May 25, 2022
SystemVerilog 4 FPGA low latency 10GBASE-R PCS May 19, 2022