RV32-APX

32 Bits RISC-V Processor with Approximate Functions

Stars

3

Forks

0

Language

Verilog

Last Updated

Jun 27, 2023

Similar Repos
Repo Language Stars Description Updated At
Assembly 57 Configurable RISC-V Processor Mar 20, 2023
Verilog 2 32 bit RISC Processor Jun 11, 2021
Verilog 17 32-bit RISC processor May 16, 2022
C 7 RISC-V processor model May 15, 2023
Assembly 2 Configurable RISC-V Processor Jul 06, 2023
Verilog 6 Single Cycle RISC MIPS Processor Mar 06, 2022
Verilog 2 Simple RISC-V processor project Dec 20, 2020
SystemVerilog 42 Naive Educational RISC V processor Aug 11, 2022
Verilog 16 A pipelined RISC-V processor Feb 23, 2023
Java 2 A RISC-V processor simulator Jun 16, 2023
Verilog 5 Simple Pipelined 32 bit RISC Processor Jul 16, 2022
SystemVerilog 9 64-bit multicore RISC-V processor Aug 05, 2022
None 8 Huawei Hi3861 RISC-V processor notes May 11, 2023
SystemVerilog 5 SystemVerilog realization of RISC-V processor May 08, 2023
Python 2 RISC-V processor implemented in Amaranth Jan 09, 2023
C 23 portable, fast, approximate math functions Feb 11, 2023
C 3 A tiny virtual processor with a RISC-inspired instruction set May 16, 2022
SystemVerilog 10 RISC-V Processor Implementation (RV32IM, TileLink-UL) May 02, 2022
Python 247 A 32-bit RISC-V soft processor Jun 12, 2022
Scala 2922 Open-source high-performance RISC-V processor Aug 15, 2022
C 2 RISC-V processor tracing tools and library Oct 04, 2021
Haskell 29 Superscalar RISC-V processor written in Clash. Jul 31, 2022
None 2 Open-source high-performance RISC-V processor Jun 15, 2022
None 2 RISC-V Processor written in Amaranth HDL Jan 07, 2023
Python 2 A 32-bit RISC-V soft processor Feb 28, 2023
SystemVerilog 56 Vector processor for RISC-V vector ISA May 08, 2023
Scala 2 Open-source high-performance RISC-V processor Jul 12, 2023
SystemVerilog 3 Formal Verification of RISC V IM Processor Feb 14, 2023
C 2 Simple 3-stage pipeline RISC-V processor Apr 18, 2024
Batchfile 4 32-Bit RISC inspired Processor with Von Neumann Architecture using Logisim May 21, 2022
None 7 Feather with SiFive Freedom E310, an open source RISC-V processor. May 29, 2019
Verilog 11 Fraunhofer IMS processor core. RISC-V ISA (RV32IM) with additional periperals. Jun 22, 2022
C 31 A 32-bit RISC-V Processor Designed with High-Level Synthesis Apr 25, 2023
Rust 24 Fast, approximate versions of mathematical functions Mar 07, 2023
Julia 6 Utility functions for bits manipulation Feb 11, 2023
Python 699 Random instruction generator for RISC-V processor verification Oct 05, 2022
Verilog 3 A RISC Processor based on AVR instruction set Sep 14, 2021
Python 20 Smol 2-stage RISC-V processor in nMigen Jun 05, 2022
Rust 9 A RISC-V virtual processor, written in Rust. Aug 24, 2022
Rust 488 RISC-V processor emulator written in Rust+WASM Apr 22, 2023
SystemVerilog 4 A synthesizable RISC processor implementing the Power ISA Mar 16, 2022
Verilog 3 Verilog implementation of the 32-bit RISC processor. May 23, 2022
Python 2 Random instruction generator for RISC-V processor verification Oct 20, 2023
C 5 RISC-V PVP is a modular and parameterized RISC-V Processor Verification Platform. Oct 05, 2021
VHDL 3 DLX RISC Processor implementation with extended instruction set and windowed register file Jun 15, 2022
Assembly 53 Laboratorio de Arquitectura de Ordenadores.Procesador RISC-V de 32 bits Apr 11, 2023
SystemVerilog 6 RISC processor 8bit (AVR ISA), RTL based on 'navre' Jul 20, 2017
None 12 YuzukiRulerPro based on Allwinner D1-H RISC-V Processor Jul 02, 2022
VHDL 5 Formal verification (experiments) targeting the NEORV32 RISC-V processor. Feb 01, 2023
Verilog 3 5 stage pipeline implementation of RISC-V 32I Processor. Jun 05, 2022