Stars
12
Forks
6
Language
Verilog
Last Updated
Mar 06, 2023
Similar Repos
Repo | Language | Stars | Description | Updated At |
---|---|---|---|---|
Verilog | 10 | Commodore PET for MiSTer | Jul 23, 2022 | |
C | 15 | The FPGA design for the FreeSRP's Artix 7 FPGA | Nov 10, 2022 | |
None | 19 | Xilinx Artix-7 FPGA Development Board | Aug 17, 2022 | |
HTML | 2 | USRP N210 analog on Artix-7 FPGA | Jan 20, 2022 | |
None | 8 | Commodore 64 FPGA emulation platform | Apr 01, 2023 | |
LabVIEW | 2 | LabVIEW Fpga Udp/Ip on the Arty Artix-7 FPGA Development Board | Mar 17, 2022 | |
None | 13 | Homebrew Commodore 64/VIC-20/PET games collection | Mar 05, 2022 | |
C | 7 | Commodore PET Emulator on Stellarpad, ESP8266 and ESP32 | Apr 11, 2023 | |
Makefile | 4 | Commodore VIC/64 KB to PET/CBM Adapter | Apr 18, 2021 | |
JavaScript | 2 | A repository for my JavaScript projects including the Commodore PET emulator. | Apr 09, 2023 | |
VHDL | 2 | Receiving and processing 1080p HDMI audio and video on the Artix 7 FPGA | May 05, 2022 | |
VHDL | 4 | Receiving and processing 1080p HDMI audio and video on the Artix 7 FPGA | Jul 19, 2023 | |
C++ | 14 | Firmware and schematics for the PETdisk MAX storage device for Commodore PET | Jan 01, 2023 | |
C | 197 | 720p FPGA Media Player (RISC-V + Motion JPEG + SD + HDMI on an Artix … | Apr 11, 2023 | |
VHDL | 17 | A handwritten digit recognition painter implementation on Basys 3 Artix-7 FPGA using Verilog. | Apr 02, 2023 | |
Python | 16 | Recreation of DUNGEON, a program from Cursor Magazine #15 for the Commodore PET computers. | Dec 31, 2022 | |
VHDL | 11 | Commodore 64 core for the MEGA65 based on the MiSTer FPGA C64 core | Jun 28, 2022 | |
Shell | 2 | Artix on termux!!! | Apr 15, 2022 | |
Shell | 7 | artix, hyprland, waybar | May 09, 2023 | |
VHDL | 4 | Parse and Normalize BATS Multicast PITCH data using LabVIEW FPGA and the Arty Artix-7 A100T … | Nov 14, 2022 | |
C# | 11 | Terminal 6502 Emulator with Commodore 64, 128, Vic-20, PET 2001, and TED: C16, Plus/4 | May 05, 2022 | |
C++ | 2 | Teensy++2.0 Code to use a Commodore PET and a CBM 64 as a USB keyboard. | Dec 20, 2020 | |
Shell | 11 | Artix Linux packages (mirror) | Jul 10, 2022 | |
Makefile | 3 | The artix iso profiles | Sep 07, 2018 | |
C | 11 | STM32F7 + Artix-7 SoM | Mar 06, 2023 | |
Verilog | 3 | SJTU CS145 Computer Architecture Labs. | Apr 08, 2022 | |
Verilog | 4 | This is the design experiment of a third-year computer composition principle course in a university. … | Mar 15, 2021 | |
Verilog | 4 | Skywater 130nm LDO parts and DPLL | May 03, 2022 | |
Verilog | 4 | None | Apr 11, 2022 | |
Verilog | 4 | [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs | Mar 27, 2022 | |
Verilog | 4 | UVM Testbench for Keccak sha3 core downloaded from Opencores https://opencores.org/projects/sha3 | Mar 30, 2022 | |
Verilog | 4 | None | Jun 02, 2022 | |
Verilog | 4 | Comprehensive hardware library in Verilog for hardware primitives | Oct 30, 2021 | |
Verilog | 4 | Verilog RS232 Enhanced Synch-UART & RS232 Debugger HDL core with PC host RS232 real-time Hex-editor … | May 25, 2022 | |
Verilog | 4 | None | Jun 07, 2022 | |
Verilog | 4 | None | Jan 04, 2022 | |
Verilog | 4 | FIFO implementation with different clock domains for read and write. | Jun 16, 2022 | |
Verilog | 4 | 鉴于网上RISC v版单周期CPU完整资料较少,基本无能够直接运行版本,上传代码,仅供大家参考。相关问题可以联系作者[email protected]。 | Jul 05, 2022 | |
Verilog | 4 | None | Apr 14, 2022 | |
Verilog | 4 | Import of the demon core from SVN http://gadgetforge.gadgetfactory.net/svn/butterflylogic/trunk/Verilog_Core/ | Jul 19, 2016 | |
Verilog | 4 | Single-cycle and pipelined MIPS CPUs written for learning purpose. Written in 12 hours. | Jun 21, 2022 | |
Verilog | 4 | The AY-3-8500 Pong-on-a-chip for the Ulx3s ECP5 board | Jul 18, 2022 | |
Verilog | 4 | Version of Ice40Beeb for Ulx3s ECP5 board | Jul 18, 2022 | |
Verilog | 4 | ColecoVision console for the Ulx3s ECP5 board | Jul 18, 2022 | |
Verilog | 4 | Sega Master System for Ulx3s ECP5 FPGA | Jul 18, 2022 | |
Verilog | 4 | Minimal Commodore Vic 20 core for the Ulx3s ECP5 board | Jul 18, 2022 | |
Verilog | 4 | "High density" digital standard cells for SKY130 provided by SkyWater. | Jul 31, 2022 | |
Verilog | 4 | "Low speed" digital standard cells for SKY130 provided by SkyWater. | Jul 31, 2022 | |
Verilog | 4 | None | Aug 06, 2022 | |
Verilog | 4 | Verilog-Based-NoC-Simulator | Oct 30, 2019 |