Stars
8
Forks
3
Language
Verilog
Last Updated
Aug 30, 2022
Similar Repos
Repo | Language | Stars | Description | Updated At |
---|---|---|---|---|
Python | 12 | LEB128 or Little Endian Base 128 | Jul 14, 2022 | |
Go | 8 | Go implementation of Little Endian Base 128 codec. | Aug 22, 2022 | |
Go | 2 | Go implementation of unsigned little endian base-128 | Jul 14, 2023 | |
Rust | 4 | Read and write DWARF's "Little Endian Base 128" variable length integer encoding | May 20, 2019 | |
Rust | 15 | Read and write DWARF's "Little Endian Base 128" variable length integer encoding | Sep 29, 2022 | |
C++ | 3 | Unsigned little endian base 128 implementation, which stores arbitrarily large unsigned integers in a variable … | Oct 03, 2022 | |
Go | 9 | little-endian cryptobyte | Dec 09, 2020 | |
Python | 2 | visualize little-endian bit ops | Nov 30, 2022 | |
HTML | 2 | Convert from big endian to little endian in your browser | Feb 09, 2023 | |
Rust | 3 | Read and write numbers in big-endian and little-endian | Sep 28, 2022 | |
Python | 10 | The little-endian version of MessagePack | Jan 07, 2023 | |
Rust | 771 | Rust library for reading/writing numbers in big-endian and little-endian. | Aug 12, 2022 | |
Rust | 2 | Rust library for reading/writing numbers in big-endian and little-endian. | May 29, 2019 | |
JavaScript | 5 | Checks if your system is little endian | Jun 14, 2021 | |
Makefile | 2 | Check if an environment is little endian. | Apr 13, 2023 | |
JavaScript | 6 | Encode / decode little endian unsigned 64 bit integers | Jan 03, 2020 | |
C | 2 | HackCPU, a 32-bit, quirky, little endian CPU architecture | Aug 05, 2022 | |
C | 14 | TianoCore UEFI for OPAL/PowerNV (PPC64/PowerPC64 Little-Endian) | May 21, 2022 | |
C | 16 | ``Hello World'' for a Little-Endian OpenPower world (freestanding) | Jul 31, 2022 | |
C++ | 7 | Variable Length Unary (VLU) - little-endian variable length integer coding | Jan 24, 2023 | |
C++ | 22 | C++ library for conversion between big and little endian data representations. | Apr 02, 2023 | |
C | 3 | GNU toolchain ported to a little endian variant of the ZPU | Dec 04, 2019 | |
JavaScript | 15 | Easily convert Little/Big endian typed arrays to the host endianess | Jul 11, 2019 | |
Go | 4 | The simplest bit reader with big/little-endian support for Golang. | Sep 26, 2023 | |
OCaml | 17 | Library containing the definition of S-expressions and some base converters | Jun 20, 2022 | |
C++ | 5 | Lightweight ARMv8-A(ARM64, AArch64, Little-Endian) Inline Hook Library for Android C/C++ | Aug 13, 2022 | |
None | 3 | Lightweight ARMv8-A(ARM64, AArch64, Little-Endian) Inline Hook Library for Android C/C++ | Dec 31, 2021 | |
C# | 5 | A simple converter to convert SMG1 Wii files to All Stars (using little endian) | Apr 18, 2022 | |
None | 3 | SSD1351,1.5-inch 128*128 | Apr 16, 2020 | |
C++ | 39 | Boost Endian library | Jan 07, 2022 | |
Shell | 2 | Little 42 pipex outs test base. | Mar 31, 2022 | |
JavaScript | 20 | Creates a PCM 16 bit Little Endian Stream from a mp3 file or youtube video | Jul 04, 2022 | |
HTML | 4 | Converters 🔳 | Jun 28, 2022 | |
C | 3 | GNSS converters | May 17, 2022 | |
Verilog | 3 | SJTU CS145 Computer Architecture Labs. | Apr 08, 2022 | |
Verilog | 4 | This is the design experiment of a third-year computer composition principle course in a university. … | Mar 15, 2021 | |
Verilog | 4 | Skywater 130nm LDO parts and DPLL | May 03, 2022 | |
Verilog | 4 | None | Apr 11, 2022 | |
Verilog | 4 | [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs | Mar 27, 2022 | |
Verilog | 4 | UVM Testbench for Keccak sha3 core downloaded from Opencores https://opencores.org/projects/sha3 | Mar 30, 2022 | |
Verilog | 4 | None | Jun 02, 2022 | |
Verilog | 4 | Comprehensive hardware library in Verilog for hardware primitives | Oct 30, 2021 | |
Verilog | 4 | Verilog RS232 Enhanced Synch-UART & RS232 Debugger HDL core with PC host RS232 real-time Hex-editor … | May 25, 2022 | |
Verilog | 4 | None | Jun 07, 2022 | |
Verilog | 4 | None | Jan 04, 2022 | |
Verilog | 4 | FIFO implementation with different clock domains for read and write. | Jun 16, 2022 | |
Verilog | 4 | 鉴于网上RISC v版单周期CPU完整资料较少,基本无能够直接运行版本,上传代码,仅供大家参考。相关问题可以联系作者[email protected]。 | Jul 05, 2022 | |
Verilog | 4 | None | Apr 14, 2022 | |
Verilog | 4 | Import of the demon core from SVN http://gadgetforge.gadgetfactory.net/svn/butterflylogic/trunk/Verilog_Core/ | Jul 19, 2016 | |
Verilog | 4 | Single-cycle and pipelined MIPS CPUs written for learning purpose. Written in 12 hours. | Jun 21, 2022 |