lm32

Digilent Nexys2 port of the soc-lm32

Stars

5

Forks

1

Language

Verilog

Last Updated

Aug 31, 2019

Similar Repos
Repo Language Stars Description Updated At
Verilog 2 digilent-nexys2 sram controller Mar 27, 2021
VHDL 4 Pacman in VHDL for the Digilent Nexys2 Aug 31, 2019
C 3 LM32 Qemu for the soc Oct 10, 2020
None 5 Digilent Nexys2 verilog/vhdl samples (with command line ISE flow) Apr 05, 2020
Verilog 7 A simple MIPS SoC implemented on Digilent Nexys3 board Jul 31, 2019
Verilog 135 SoC design for Milkymist One - LM32, DDR SDRAM, 2D TMU, PFPU Jun 02, 2022
C 4 Realtek RTL8196E SoC Linux port Feb 19, 2023
Shell 2 I2S demo on LiteX/VexRiscv soft RISC-V SoC on a Digilent Arty board Jul 21, 2022
RobotFramework 52 TF Lite demo on LiteX/VexRiscv soft RISC-V SoC on a Digilent Arty board Jul 05, 2022
None 6 Port Freedom E310 SoC for zybo board Jul 16, 2021
Shell 2 Toolchain for lm32 compiler Apr 24, 2022
Shell 4 elf2flt with LM32 architecture support Jan 03, 2014
C 16 uClibc with LM32 architecture support Apr 04, 2022
C 2 LLVM compiler-rt with LM32 support Jan 08, 2014
Verilog 3 A dual core RISC-V processor (using PULP platform SoC) implemented on a Digilent Arty S7-50 … Jan 06, 2023
C# 6 C# interface to the Digilent Waveforms SDK Sep 29, 2022
Verilog 3 Attempt to use Yosys for synthesis with Vivado for place and route on a SoC … May 05, 2022
C 8 Digilent Core for Arduino Jun 12, 2020
C++ 2 Digilent PGM programming utility Jul 22, 2021
HTML 15 PetaLinux BSPs for Digilent Feb 12, 2022
Julia 3 A Julia interface to the Digilent WaveForms SDK Mar 24, 2022
VHDL 116 Various projects for the Nexys4DDR board from Digilent Jun 14, 2022
VHDL 3 Projects for the Basys 2 board from Digilent Apr 08, 2017
Verilog 3 SJTU CS145 Computer Architecture Labs. Apr 08, 2022
Verilog 4 This is the design experiment of a third-year computer composition principle course in a university. … Mar 15, 2021
Verilog 4 Skywater 130nm LDO parts and DPLL May 03, 2022
    CREME_DIGITAL
Verilog 4 None Apr 11, 2022
Verilog 4 [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs Mar 27, 2022
Verilog 4 UVM Testbench for Keccak sha3 core downloaded from Opencores https://opencores.org/projects/sha3 Mar 30, 2022
    axi4lite_sha3
Verilog 4 None Jun 02, 2022
Verilog 4 Comprehensive hardware library in Verilog for hardware primitives Oct 30, 2021
Verilog 4 Verilog RS232 Enhanced Synch-UART & RS232 Debugger HDL core with PC host RS232 real-time Hex-editor … May 25, 2022
    RealCPU
Verilog 4 None Jun 07, 2022
    cpu
Verilog 4 None Jan 04, 2022
Verilog 4 FIFO implementation with different clock domains for read and write. Jun 16, 2022
Verilog 4 鉴于网上RISC v版单周期CPU完整资料较少，基本无能够直接运行版本，上传代码，仅供大家参考。相关问题可以联系作者[email protected]。 Jul 05, 2022
    caravel-LoesterSoC
Verilog 4 None Apr 14, 2022
Verilog 4 Import of the demon core from SVN http://gadgetforge.gadgetfactory.net/svn/butterflylogic/trunk/Verilog_Core/ Jul 19, 2016
Verilog 4 Single-cycle and pipelined MIPS CPUs written for learning purpose. Written in 12 hours. Jun 21, 2022
Verilog 4 The AY-3-8500 Pong-on-a-chip for the Ulx3s ECP5 board Jul 18, 2022
Verilog 4 Version of Ice40Beeb for Ulx3s ECP5 board Jul 18, 2022
Verilog 4 ColecoVision console for the Ulx3s ECP5 board Jul 18, 2022
Verilog 4 Sega Master System for Ulx3s ECP5 FPGA Jul 18, 2022
Verilog 4 Minimal Commodore Vic 20 core for the Ulx3s ECP5 board Jul 18, 2022
Verilog 4 "High density" digital standard cells for SKY130 provided by SkyWater. Jul 31, 2022
Verilog 4 "Low speed" digital standard cells for SKY130 provided by SkyWater. Jul 31, 2022
    openrcx-calibration
Verilog 4 None Aug 06, 2022
Verilog 4 Verilog-Based-NoC-Simulator Oct 30, 2019
    ice40
Verilog 4 None Jan 20, 2022
    fpga-lvds-ddr
Verilog 4 None Mar 17, 2022