Stars
3
Forks
0
Language
Verilog
Last Updated
Apr 05, 2024
Similar Repos
Repo | Language | Stars | Description | Updated At |
---|---|---|---|---|
Verilog | 158 | FPGA display controller with support for VGA, DVI, and HDMI. | Apr 30, 2023 | |
Verilog | 8 | FPGA code for Kovan platform | Mar 02, 2023 | |
Verilog | 2 | hdmi-vpu-card FPGA project folder | Jan 06, 2021 | |
Tcl | 7 | HDMI/DVI decoder for NeTV2 FPGA | Jan 29, 2022 | |
Verilog | 6 | FPGA-based HDMI sink, to allow testing/validation of HDMI sources | Oct 14, 2022 | |
SystemVerilog | 3 | Send video/audio over HDMI on an FPGA - with Verilator testbench and HDMI protocol verification | Jan 05, 2023 | |
None | 3 | Colorspace conversion, gamma correction, and more -- all integrated within a MIPI-to-HDMI pipeline in FPGA. | Feb 03, 2023 | |
Verilog | 18 | Information about eeColor Color3 HDMI FPGA board | Feb 14, 2023 | |
None | 3 | Send video/audio over HDMI on an FPGA | May 25, 2022 | |
SystemVerilog | 854 | Send video/audio over HDMI on an FPGA | May 05, 2023 | |
C | 2 | Read out JTAG ID of the FPGA on a Kovan board | Aug 12, 2014 | |
TypeScript | 6 | Kovan | Dec 16, 2021 | |
VHDL | 6 | FPGA-based LED array driver using HDMI video input | Dec 30, 2022 | |
TypeScript | 19 | Homebridge support for CEC devices over HDMI | Jul 26, 2021 | |
Verilog | 3 | FPGA project source code to interface HDMI Receiver with SX3 without frame buffer implementation to … | Dec 27, 2021 | |
Python | 250 | Postgres trigger support integrated with Django models. | Jul 03, 2022 | |
Rust | 4 | rustos but with hdmi | Nov 24, 2021 | |
VHDL | 2 | Receiving and processing 1080p HDMI audio and video on the Artix 7 FPGA | May 05, 2022 | |
VHDL | 4 | Receiving and processing 1080p HDMI audio and video on the Artix 7 FPGA | Jul 19, 2023 | |
VHDL | 2 | Hardware based on a Xilinx Spartan 6 FPGA for capturing HDMI and DVI data. | May 05, 2022 | |
C | 197 | 720p FPGA Media Player (RISC-V + Motion JPEG + SD + HDMI on an Artix … | Apr 11, 2023 | |
JavaScript | 2 | A component for support ldap protocol integrated with CAS | Aug 11, 2020 | |
Verilog | 13 | Virtual Platform for AWS FPGA support | Jun 26, 2022 | |
Tcl | 6 | FPGA board support for Project F. | Mar 17, 2022 | |
None | 2 | FPGA image for the Zedboard supporting HDMI, OLED, buttons and audio, based on ADI's reference … | Apr 13, 2022 | |
JavaScript | 31 | Validator set contracts for Kovan network. | Aug 05, 2021 | |
Forth | 4 | Verilog code to support TM1637 LED for FPGA. Optimised for Gowin FPGA. | Feb 13, 2021 | |
Verilog | 3 | SJTU CS145 Computer Architecture Labs. | Apr 08, 2022 | |
Verilog | 4 | This is the design experiment of a third-year computer composition principle course in a university. … | Mar 15, 2021 | |
Verilog | 4 | Skywater 130nm LDO parts and DPLL | May 03, 2022 | |
Verilog | 4 | None | Apr 11, 2022 | |
Verilog | 4 | [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs | Mar 27, 2022 | |
Verilog | 4 | UVM Testbench for Keccak sha3 core downloaded from Opencores https://opencores.org/projects/sha3 | Mar 30, 2022 | |
Verilog | 4 | None | Jun 02, 2022 | |
Verilog | 4 | Comprehensive hardware library in Verilog for hardware primitives | Oct 30, 2021 | |
Verilog | 4 | Verilog RS232 Enhanced Synch-UART & RS232 Debugger HDL core with PC host RS232 real-time Hex-editor … | May 25, 2022 | |
Verilog | 4 | None | Jun 07, 2022 | |
Verilog | 4 | None | Jan 04, 2022 | |
Verilog | 4 | FIFO implementation with different clock domains for read and write. | Jun 16, 2022 | |
Verilog | 4 | 鉴于网上RISC v版单周期CPU完整资料较少,基本无能够直接运行版本,上传代码,仅供大家参考。相关问题可以联系作者[email protected]。 | Jul 05, 2022 | |
Verilog | 4 | None | Apr 14, 2022 | |
Verilog | 4 | Import of the demon core from SVN http://gadgetforge.gadgetfactory.net/svn/butterflylogic/trunk/Verilog_Core/ | Jul 19, 2016 | |
Verilog | 4 | Single-cycle and pipelined MIPS CPUs written for learning purpose. Written in 12 hours. | Jun 21, 2022 | |
Verilog | 4 | The AY-3-8500 Pong-on-a-chip for the Ulx3s ECP5 board | Jul 18, 2022 | |
Verilog | 4 | Version of Ice40Beeb for Ulx3s ECP5 board | Jul 18, 2022 | |
Verilog | 4 | ColecoVision console for the Ulx3s ECP5 board | Jul 18, 2022 | |
Verilog | 4 | Sega Master System for Ulx3s ECP5 FPGA | Jul 18, 2022 | |
Verilog | 4 | Minimal Commodore Vic 20 core for the Ulx3s ECP5 board | Jul 18, 2022 | |
Verilog | 4 | "High density" digital standard cells for SKY130 provided by SkyWater. | Jul 31, 2022 | |
Verilog | 4 | "Low speed" digital standard cells for SKY130 provided by SkyWater. | Jul 31, 2022 |