Feather-RISC-V-PCB

Feather with SiFive Freedom E310, an open source RISC-V processor.

Stars

7

Forks

2

Language

None

Last Updated

May 29, 2019

Similar Repos
Repo Language Stars Description Updated At
Rust 4 Low level access to SiFive RISC-V processor cores Oct 14, 2022
Scala 2922 Open-source high-performance RISC-V processor Aug 15, 2022
None 2 Open-source high-performance RISC-V processor Jun 15, 2022
Scala 2 Open-source high-performance RISC-V processor Jul 12, 2023
None 6 Port Freedom E310 SoC for zybo board Jul 16, 2021
HTML 3 SiFive Open Source Cryptographic Library Aug 02, 2022
C 7 SiFive risc-v baremetal examples Aug 28, 2021
C 2 Freedom Metal Example for the SiFive Bus Error Unit Jan 06, 2021
Rust 12 RustSBI support on SiFive FU740 board; FU740 is a five-core heterogeneous processor with four SiFive … Jul 04, 2022
C 25 Open source PCB files for Feather RP2040 Jul 11, 2022
Scala 526 Open Korean Text Processor - An Open-source Korean Text Processor Oct 04, 2022
Python 316 Freedom Fighting Mode: open source hacking harness Apr 21, 2023
C# 56 An open source chat client for freedom May 03, 2023
None 11 The SparkFun RED-V RedBoard is a low-cost, development board featuring the Freedom E310 SoC which … Aug 28, 2022
Assembly 57 Configurable RISC-V Processor Mar 20, 2023
Verilog 2 32 bit RISC Processor Jun 11, 2021
Verilog 17 32-bit RISC processor May 16, 2022
C 7 RISC-V processor model May 15, 2023
Assembly 2 Configurable RISC-V Processor Jul 06, 2023
C 2 Board template for building Zephyr RTOS for SiFive Freedom E-Series products Nov 27, 2019
Eagle 2 Open-source guitar effects processor Jun 05, 2022
None 9 The SparkFun RED-V Thing Plus is a low-cost, development board featuring the Freedom E310 SoC … Mar 12, 2022
SystemVerilog 8 Open-Source Posit RISC-V Core with Quire Capability May 19, 2022
Scala 5 Open Source RISC-V Microcontroller Unit Feb 07, 2022
Verilog 3 32 Bits RISC-V Processor with Approximate Functions Jun 27, 2023
Verilog 6 Single Cycle RISC MIPS Processor Mar 06, 2022
Verilog 2 Simple RISC-V processor project Dec 20, 2020
SystemVerilog 42 Naive Educational RISC V processor Aug 11, 2022
Verilog 16 A pipelined RISC-V processor Feb 23, 2023
Java 2 A RISC-V processor simulator Jun 16, 2023
Rust 42 An Open Source Cryptocurrency Payment Processor. May 28, 2023
None 2 A custom development board for the SiFive FE310, a RISC-V microcontroller. Apr 25, 2023
C 4 RISC-V Open Source Supervisor Binary Interface Apr 24, 2022
C 456 RISC-V Open Source Supervisor Binary Interface Jun 25, 2022
C 2 RISC-V Open Source Supervisor Binary Interface Apr 19, 2022
C 2 RISC-V Open Source Supervisor Binary Interface Dec 24, 2021
None 2 RISC-V Open Source Supervisor Binary Interface Apr 17, 2022
C 3 RISC-V Open Source Supervisor Binary Interface Nov 16, 2021
C 2 RISC-V Open Source Supervisor Binary Interface Jul 08, 2023
C 2 RISC-V Open Source Supervisor Binary Interface Sep 30, 2023
C 2 RISC-V Open Source Supervisor Binary Interface Oct 03, 2023
C 2 RISC-V Open Source Supervisor Binary Interface Mar 16, 2024
Verilog 5 Simple Pipelined 32 bit RISC Processor Jul 16, 2022
SystemVerilog 9 64-bit multicore RISC-V processor Aug 05, 2022
None 8 Huawei Hi3861 RISC-V processor notes May 11, 2023
SystemVerilog 5 SystemVerilog realization of RISC-V processor May 08, 2023
Python 2 RISC-V processor implemented in Amaranth Jan 09, 2023
C 3 A small RISC-V kernel coding by C, tested on sifive unmatched board. Aug 13, 2022
C 128 This repository provides a Linux kernel bootable on RISC-V boards from SiFive Sep 01, 2022
C 2 Bare Bones OSDev template for the HiFive-1 RISC-V board from SiFive! Mar 23, 2021