or1k_marocchino

OpenRISC processor IP core based on Tomasulo algorithm

Stars

3

Forks

0

Language

Verilog

Last Updated

Jan 29, 2022

Similar Repos
Repo Language Stars Description Updated At
Verilog 2 mor1kx - an OpenRISC 1000 processor IP core Jan 29, 2022
Verilog 3 mor1kx - an OpenRISC 1000 processor IP core Jun 25, 2021
Python 2 Tomasulo algorithm, Python Implementation May 03, 2023
Python 2 OpenRISC 1000 processor for Ghidra Feb 21, 2023
Java 6 Superscalar Simulator (ALPHA version) based on Tomasulo Algorithm Jun 30, 2020
SystemVerilog 2 Multi-Processor System on Chip with OpenRISC-32 / OpenRISC-64 Mar 31, 2023
Verilog 2 Open Multi-Processor Interrupt Controller - for OpenRISC Jan 29, 2022
C++ 6 Algorithm to simulate tomasulo algorithm. The algorithm shows step by step output. Jun 27, 2022
SystemVerilog 2 Processing Unit with OpenRISC-32 / OpenRISC-64 May 05, 2024
None 3 IP-Xact files for OpenRISC-based systems Jan 30, 2022
Ruby 2 Core Noah Watch Processor Jun 11, 2015
HTML 4 A visualization project of Tomasulo algorithm which make it easier to understand. Java-based project with … Jun 17, 2021
Verilog 2 The aim of this project is to design and maintain an OpenRISC 1200 IP Core. … May 05, 2024
F# 2 A .NET Core based command line image processor written in F# Dec 26, 2021
Shell 6 OpenRISC toolchain build scripts Mar 04, 2022
C 2 FreeRTOS port for OpenRISC Oct 06, 2019
C 4 Experiments with the ZPU processor core Jun 12, 2021
None 13 GCC port rewrite for OpenRISC Apr 19, 2022
Verilog 10 AltOr32 - Alternative Lightweight OpenRisc CPU Mar 18, 2022
C 26 A high-performance hardware acceleration algorithm library of OpenSSL engine based on Kunpeng processor Jan 19, 2023
Java 7 core neural network learning implementation based on back propagation algorithm Apr 29, 2021
Rust 11 Bare-metal multithreading on multi-core processor. Jun 07, 2022
C# 6 A soft processor core implemented in Verilog Jul 15, 2019
JavaScript 129 Text based kanban processor Apr 26, 2023
Python 2 Python-based Image Processor Apr 20, 2023
C 7 Software Defined Radio algorithm - Optimized for ARM processor Sep 25, 2022
C++ 4 :computer: Toy OpenRISC 1000 simulator (C++) Jun 10, 2020
Verilog 4 OpenRISC multicore SoC for De0 Nano Jan 29, 2022
C 2 Binutils and gdb fork for OpenRISC Feb 28, 2022
Verilog 11 [abandoned fork] OpenRISC Reference Platform SoC Jul 21, 2021
Python 3 NLP core algorithm implementation Aug 26, 2019
Verilog 3 SJTU CS145 Computer Architecture Labs. Apr 08, 2022
Verilog 4 This is the design experiment of a third-year computer composition principle course in a university. … Mar 15, 2021
Verilog 4 Skywater 130nm LDO parts and DPLL May 03, 2022
    CREME_DIGITAL
Verilog 4 None Apr 11, 2022
Verilog 4 [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs Mar 27, 2022
Verilog 4 UVM Testbench for Keccak sha3 core downloaded from Opencores https://opencores.org/projects/sha3 Mar 30, 2022
    axi4lite_sha3
Verilog 4 None Jun 02, 2022
Verilog 4 Comprehensive hardware library in Verilog for hardware primitives Oct 30, 2021
Verilog 4 Verilog RS232 Enhanced Synch-UART & RS232 Debugger HDL core with PC host RS232 real-time Hex-editor … May 25, 2022
    RealCPU
Verilog 4 None Jun 07, 2022
    cpu
Verilog 4 None Jan 04, 2022
Verilog 4 FIFO implementation with different clock domains for read and write. Jun 16, 2022
Verilog 4 鉴于网上RISC v版单周期CPU完整资料较少，基本无能够直接运行版本，上传代码，仅供大家参考。相关问题可以联系作者[email protected]。 Jul 05, 2022
    caravel-LoesterSoC
Verilog 4 None Apr 14, 2022
Verilog 4 Import of the demon core from SVN http://gadgetforge.gadgetfactory.net/svn/butterflylogic/trunk/Verilog_Core/ Jul 19, 2016
Verilog 4 Single-cycle and pipelined MIPS CPUs written for learning purpose. Written in 12 hours. Jun 21, 2022
Verilog 4 The AY-3-8500 Pong-on-a-chip for the Ulx3s ECP5 board Jul 18, 2022
Verilog 4 Version of Ice40Beeb for Ulx3s ECP5 board Jul 18, 2022
Verilog 4 ColecoVision console for the Ulx3s ECP5 board Jul 18, 2022