microwatt

A tiny Open POWER ISA softcore written in VHDL 2008

Stars

632

Forks

98

Language

Verilog

Last Updated

Jan 04, 2024

Similar Repos
Repo Language Stars Description Updated At
Scala 89 A tiny POWER Open ISA soft processor written in Chisel Jul 13, 2022
VHDL 3 A 16 bit softcore processor implemented in VHDL Jul 28, 2022
VHDL 2 VHDL 2008/93/87 simulator Dec 17, 2021
VHDL 1768 VHDL 2008/93/87 simulator Dec 01, 2022
VHDL 3 VHDL 2008/93/87 simulator Jun 21, 2020
VHDL 2 A RISC/CISC 32 bit softcore processor in VHDL Dec 23, 2022
C 12 Tests to evaluate the support of VHDL 2008 and VHDL 2019 features Jul 11, 2022
C 11 Slimline Open Firware - an implementation of IEEE1275 Open Firmware for some POWER ISA systems Mar 22, 2021
VHDL 2 VHDL processor with basic PDP11-like ISA. Computer Architecture Project. May 11, 2021
C# 3 Tiny Open Engine written in C# Nov 24, 2021
SystemVerilog 4 A synthesizable RISC processor implementing the Power ISA Mar 16, 2022
Verilog 363 Open source retro ISA video card Jul 16, 2022
VHDL 2 Bitonic Sorter Network written in VHDL Nov 11, 2020
VHDL 5 merge sorter tree written by VHDL Jan 19, 2023
Rust 12 A RISC-V ISA simulator written in Rust Aug 03, 2021
VHDL 2 A brainfu*k processor written in VHDL. Nov 12, 2018
VHDL 20 A YM2413 clone module written in VHDL. Oct 19, 2022
TypeScript 3 VHDL CLI code formatter written in TypeScript May 10, 2020
VHDL 2 small and simple processor, written in VHDL Jun 02, 2023
Go 9 A tiny open source workflow engine written in Go (golang) May 06, 2022
Go 83 Tiny SHell Go - An open-source backdoor written in Go Aug 25, 2022
VHDL 2 VHDL module for running operations from memory with the software also written in vhdl Jan 17, 2024
C++ 2 Tiny Power Consumption Meter (0.1mA resolution) Feb 20, 2024
Assembly 3 A tiny assembler/loader kernel for the ETCa ISA with basic syscalls Apr 27, 2023
None 2 open-power-sdk Feb 23, 2019
Rust 282 CKB's vm, based on open source RISC-V ISA Aug 05, 2022
Haskell 2 tiny gtk systray battery/power reporting app Dec 05, 2019
JavaScript 9 The tiny but mighty Eurorack power supply Apr 07, 2023
Python 2 MIT 6.00 (fall 2008) open course problem set solutions. Mar 01, 2022
VHDL 3 Generic Priority Encoder written in VHDL(RTL) for FPGA. Apr 07, 2023
VHDL 15 Straightforward Pong Game written in VHDL. Scoring and Multiplayer May 24, 2022
Python 28 An abstract language model of VHDL written in Python. Jul 14, 2022
Python 7 BNN-to-FPGA framework, written in VHDL and Python Sep 14, 2022
VHDL 2 Template for my VHDL components written in VS code Jan 12, 2023
Python 2 An abstract language model of VHDL written in Python. Nov 07, 2023
Assembly 2 SYMPL ISA Rule table for open-source CustomASM cross-assembler. Jun 05, 2022
VHDL 30 A small RISC-V RV32I core written in VHDL, intended as testbed for my personal VHDL … Aug 18, 2021
Verilog 3 SJTU CS145 Computer Architecture Labs. Apr 08, 2022
Verilog 4 This is the design experiment of a third-year computer composition principle course in a university. … Mar 15, 2021
Verilog 4 Skywater 130nm LDO parts and DPLL May 03, 2022
    CREME_DIGITAL
Verilog 4 None Apr 11, 2022
Verilog 4 [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs Mar 27, 2022
Verilog 4 UVM Testbench for Keccak sha3 core downloaded from Opencores https://opencores.org/projects/sha3 Mar 30, 2022
    axi4lite_sha3
Verilog 4 None Jun 02, 2022
Verilog 4 Comprehensive hardware library in Verilog for hardware primitives Oct 30, 2021
Verilog 4 Verilog RS232 Enhanced Synch-UART & RS232 Debugger HDL core with PC host RS232 real-time Hex-editor … May 25, 2022
    RealCPU
Verilog 4 None Jun 07, 2022
    cpu
Verilog 4 None Jan 04, 2022
Verilog 4 FIFO implementation with different clock domains for read and write. Jun 16, 2022
Verilog 4 鉴于网上RISC v版单周期CPU完整资料较少，基本无能够直接运行版本，上传代码，仅供大家参考。相关问题可以联系作者[email protected]。 Jul 05, 2022