yetanothercore

Yet another RISC-V CPU core

Stars

2

Forks

0

Language

C

Last Updated

Aug 16, 2020

Similar Repos
Repo Language Stars Description Updated At
SystemVerilog 229 RISC-V CPU Core Apr 22, 2023
Verilog 773 RISC-V CPU Core (RV32IM) Apr 23, 2023
None 2 RISC-V CPU Core (RV32IM) Dec 12, 2021
C++ 7 Yet Another CPU Mineable Cryptocurrency Apr 18, 2023
Python 3 yet another core library Mar 05, 2023
C 65 Yet another RISC-V OS in C Jul 10, 2022
None 5 Yet another Linux Distro for RISC-V! May 09, 2023
SystemVerilog 2 RISC-V RV32I CPU core in SystemVerilog Mar 14, 2023
Verilog 2 A small, light weight, RISC CPU soft core Jan 27, 2023
Verilog 1028 A small, light weight, RISC CPU soft core May 05, 2023
SystemVerilog 2 Wolv Z1 is a RISC-V CPU core May 01, 2023
None 3 edX LinuxFoundationX LFD111x Building a RISC-V CPU Core Apr 10, 2022
JavaScript 3 Yet another xray-core luci app Apr 25, 2023
Verilog 3 A single cycle MIPS RISC-V CPU Core using Verilog Mar 08, 2023
Verilog 3 RISC-V CPU implementation Feb 05, 2022
SystemVerilog 7 [Deprecated] Azadi is an SoC with 32 bit RISC-V CPU core. Feb 24, 2023
SystemVerilog 2 Wolv Z7 is a RISC-V CPU core with floating point unit Jul 10, 2023
C++ 12 RISC-V SST CPU Component Apr 19, 2023
Batchfile 3 A pipelined RISC-V CPU Sep 07, 2023
C# 2 yet another Google NoCaptcha / ReCaptcha client for Asp.Net Core Jul 12, 2019
Python 2 Yet Another Yet Another Python Discord bot. Feb 07, 2023
TypeScript 4 Yet another RISC-V Simulator on the web, running on Webassembly! https://riscv.vercel.app/ Sep 12, 2022
C 2 Yet another DAPLink firmware for AIR32F103, but CPU clock is at 216MHz May 11, 2023
OCaml 2 Yet another. Jan 31, 2014
Verilog 2 SERV - The SErial RISC-V CPU Jan 29, 2022
Verilog 567 32-bit Superscalar RISC-V CPU Apr 24, 2023
Scala 41 MR1 formally verified RISC-V CPU Apr 27, 2023
Verilog 2 SERV - The SErial RISC-V CPU Jan 20, 2021
None 2 SERV - The SErial RISC-V CPU Oct 04, 2022
Verilog 958 SERV - The SErial RISC-V CPU Apr 26, 2023
SystemVerilog 5 RISC-V five stage pipline CPU Mar 24, 2023
VHDL 374 A 32-bit RISC-V / MIPS ISA retargetable CPU core & SoC, 1.63 DMIPS/MHz May 11, 2023
CSS 8 Yet yet another flag submitter Jun 11, 2022
C 55 yet another mod of yet another mod manager mod Mar 30, 2023
Haskell 77 Yet another yet another recursion scheme library in Haskell. Apr 04, 2023
C++ 6 Yet another another Audio Player Aug 22, 2022
Verilog 43 Another tiny RISC-V implementation Apr 14, 2023
C 46 Yet another cross-platform microkernel operating system, runs on x86/x86_64, arm64 and RISC-V Mar 28, 2023
SystemVerilog 787 Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy. Aug 12, 2022
None 2 Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy. Aug 23, 2021
JavaScript 198 WARP-V is an open-source RISC-V CPU core generator written in TL-Verilog. Mar 27, 2023
None 2 Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy. May 17, 2021
C++ 4 Yet another engine Aug 02, 2022
Vue 4 Yet another Pastebin Jul 26, 2022
C 4 Yet another SmallTalk Jan 13, 2021
HTML 5 yet another portfolio May 31, 2022
Python 5 Yet Another FFI May 06, 2022
Perl 6 yet another nopaste Nov 16, 2021
C++ 6 Yet Another Logger Sep 17, 2020
Python 7 Yet another PyKaldi Dec 17, 2020