biriscv

32-bit Superscalar RISC-V CPU

Stars

777

Forks

135

Language

Verilog

Last Updated

May 12, 2024

Similar Repos
Repo Language Stars Description Updated At
SystemVerilog 14 DUTH RISC-V Superscalar Microprocessor May 06, 2023
SystemVerilog 5 A Single Cycle Risc-V 32 bit CPU Apr 04, 2023
VHDL 12 My 32-bit RISC CPU for smallish FPGAs Feb 01, 2023
Haskell 29 Superscalar RISC-V processor written in Clash. Jul 31, 2022
Python 5 A RISC-V superscalar front-end simulator. Jul 15, 2021
Assembly 5 A FPGA friendly 32 bit RISC-V CPU implementation May 26, 2022
Assembly 2 A FPGA friendly 32 bit RISC-V CPU implementation Jul 18, 2022
Assembly 2 A FPGA friendly 32 bit RISC-V CPU implementation Jul 18, 2021
Assembly 1685 A FPGA friendly 32 bit RISC-V CPU implementation Oct 19, 2022
Assembly 2 A FPGA friendly 32 bit RISC-V CPU implementation Nov 05, 2022
Assembly 2 A FPGA friendly 32 bit RISC-V CPU implementation Nov 22, 2022
Verilog 2 The SoC for EggMIPS, a superscalar MIPS CPU Jan 01, 2022
Verilog 2 Single Cycle In-Order SuperScalar RISC-V RV32IM implementations Nov 14, 2021
Verilog 2 Single Cycle In-Order SuperScalar RISC-V RV32IM implementations Nov 14, 2021
Scala 2 A Rocket-based RISC-V superscalar in-order core Jun 01, 2023
Verilog 50 A small SoC with a pipeline 32-bit RISC-V CPU. May 10, 2023
CSS 13 The Sherwood Architecture is a custom 64-Bit RISC based CPU architecture. Jan 20, 2022
SystemVerilog 7 [Deprecated] Azadi is an SoC with 32 bit RISC-V CPU core. Feb 24, 2023
SystemVerilog 13 Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip. May 14, 2023
Verilog 3 RISC-V CPU implementation Feb 05, 2022
SystemVerilog 229 RISC-V CPU Core Apr 22, 2023
Verilog 2 32 bit RISC Processor Jun 11, 2021
Verilog 17 32-bit RISC processor May 16, 2022
C++ 2 16-Bit CPU May 03, 2023
VHDL 374 A 32-bit RISC-V / MIPS ISA retargetable CPU core & SoC, 1.63 DMIPS/MHz May 11, 2023
Verilog 773 RISC-V CPU Core (RV32IM) Apr 23, 2023
None 2 RISC-V CPU Core (RV32IM) Dec 12, 2021
C++ 12 RISC-V SST CPU Component Apr 19, 2023
Batchfile 3 A pipelined RISC-V CPU Sep 07, 2023
C++ 12 Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model Dec 01, 2022
SystemVerilog 787 Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy. Aug 12, 2022
None 2 Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy. Aug 23, 2021
None 2 Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy. May 17, 2021
C 8 32-bit RISC-V microcontroller May 11, 2022
C 16 32-bit RISC-V Emulator Mar 02, 2022
C 2 RISC-V 64-bit kernel Oct 12, 2022
VHDL 14 A bit-serial CPU Feb 28, 2022
C++ 253 16-bit homebrew CPU Aug 12, 2022
Python 8 Homebrew 8-bit CPU Jan 11, 2023
C 2 Yet another RISC-V CPU core Aug 16, 2020
Verilog 2 SERV - The SErial RISC-V CPU Jan 29, 2022
Scala 41 MR1 formally verified RISC-V CPU Apr 27, 2023
Verilog 2 SERV - The SErial RISC-V CPU Jan 20, 2021
None 2 SERV - The SErial RISC-V CPU Oct 04, 2022
Verilog 958 SERV - The SErial RISC-V CPU Apr 26, 2023
SystemVerilog 5 RISC-V five stage pipline CPU Mar 24, 2023
Verilog 5 Simple Pipelined 32 bit RISC Processor Jul 16, 2022
SystemVerilog 9 64-bit multicore RISC-V processor Aug 05, 2022
Go 7 32/64-bit RISC-V emulator Jan 06, 2023
Python 2 RISC-V Bit Manipulation ISA Extension Mar 04, 2023