core_mmc

MMC (and derivative standards) host controller

Stars

21

Forks

3

Language

Verilog

Last Updated

Nov 05, 2023

Similar Repos
Repo Language Stars Description Updated At
C 2 SD/MMC to IEEE-488 interface/controller Feb 28, 2024
Python 57 Proportional Integral Derivative controller using pi pico Oct 08, 2022
C 5 A header-only proportional-integral-derivative (PID) controller. Apr 17, 2020
Python 2 A PID (Proportional Integral Derivative) controller library written in python Nov 20, 2022
C# 2 Execute Shellcode And Other Goodies From MMC Jan 05, 2020
Rust 100 Proportional-Integral-Derivative controller simulation to balance a ball on cart Apr 30, 2023
C++ 23 SD host controller support for macOS Mar 19, 2023
None 2 Simple FIFO-based USB Host Controller Jun 06, 2022
SystemVerilog 3 Open-source SD host controller interface Apr 26, 2023
HTML 13 Repository to host data standards for the ALIFE community. Feb 13, 2023
C++ 3 SD/MMC Analyzer for Logic Nov 07, 2017
C 31 Mesh-based Monte Carlo (MMC) Apr 19, 2023
C 12 USB host-controller driver for Raspberry Pi Aug 14, 2022
C 15 Linux driver for Intel Touch Host Controller Aug 09, 2022
C++ 2 Android accessory USB Host Shield Max Controller May 10, 2021
Python 2 Notes and utilities for reverse engineering JMicron's JMB585 SATA host controller. Jan 21, 2023
C 31 Open source firmware for MMC controllers Mar 17, 2023
C 21 Automatically exported from code.google.com/p/mmc Mar 11, 2023
Python 3 Quantitative finance and derivative pricing Oct 29, 2023
JavaScript 5 The application host used by the Cozy Controller Oct 28, 2020
C 62 Basic USB 1.1 Host Controller for small FPGAs Apr 10, 2023
C++ 100 A fast PID controller with multiple options. Various Integral anti-windup, Proportional, Derivative and timer control … Apr 24, 2023
C++ 2 brainfuck derivative Dec 14, 2021
Verilog 3 SJTU CS145 Computer Architecture Labs. Apr 08, 2022
Verilog 4 This is the design experiment of a third-year computer composition principle course in a university. … Mar 15, 2021
Verilog 4 Skywater 130nm LDO parts and DPLL May 03, 2022
    CREME_DIGITAL
Verilog 4 None Apr 11, 2022
Verilog 4 [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs Mar 27, 2022
Verilog 4 UVM Testbench for Keccak sha3 core downloaded from Opencores https://opencores.org/projects/sha3 Mar 30, 2022
    axi4lite_sha3
Verilog 4 None Jun 02, 2022
Verilog 4 Comprehensive hardware library in Verilog for hardware primitives Oct 30, 2021
Verilog 4 Verilog RS232 Enhanced Synch-UART & RS232 Debugger HDL core with PC host RS232 real-time Hex-editor … May 25, 2022
    RealCPU
Verilog 4 None Jun 07, 2022
    cpu
Verilog 4 None Jan 04, 2022
Verilog 4 FIFO implementation with different clock domains for read and write. Jun 16, 2022
Verilog 4 鉴于网上RISC v版单周期CPU完整资料较少，基本无能够直接运行版本，上传代码，仅供大家参考。相关问题可以联系作者[email protected]。 Jul 05, 2022
    caravel-LoesterSoC
Verilog 4 None Apr 14, 2022
Verilog 4 Import of the demon core from SVN http://gadgetforge.gadgetfactory.net/svn/butterflylogic/trunk/Verilog_Core/ Jul 19, 2016
Verilog 4 Single-cycle and pipelined MIPS CPUs written for learning purpose. Written in 12 hours. Jun 21, 2022
Verilog 4 The AY-3-8500 Pong-on-a-chip for the Ulx3s ECP5 board Jul 18, 2022
Verilog 4 Version of Ice40Beeb for Ulx3s ECP5 board Jul 18, 2022
Verilog 4 ColecoVision console for the Ulx3s ECP5 board Jul 18, 2022
Verilog 4 Sega Master System for Ulx3s ECP5 FPGA Jul 18, 2022
Verilog 4 Minimal Commodore Vic 20 core for the Ulx3s ECP5 board Jul 18, 2022
Verilog 4 "High density" digital standard cells for SKY130 provided by SkyWater. Jul 31, 2022
Verilog 4 "Low speed" digital standard cells for SKY130 provided by SkyWater. Jul 31, 2022
    openrcx-calibration
Verilog 4 None Aug 06, 2022
Verilog 4 Verilog-Based-NoC-Simulator Oct 30, 2019
    ice40
Verilog 4 None Jan 20, 2022
    fpga-lvds-ddr
Verilog 4 None Mar 17, 2022