Stars
4
Forks
0
Language
Verilog
Last Updated
Jul 15, 2022
Similar Repos
| Repo | Language | Stars | Description | Updated At |
|---|---|---|---|---|
| None | 3 | RTL Design Using Verilog with SKY130nm Technology | Jun 23, 2022 | |
| Verilog | 4 | Common Verilog RTL modules for RgGen | Apr 18, 2023 | |
| Verilog | 56 | RTL Verilog library for various DSP modules | Apr 18, 2023 | |
| Verilog | 6 | "100 days of RTL" is a personal project to learn Verilog HDL RTL design in … | Apr 28, 2023 | |
| Verilog | 19 | This repository documents the learning from VSD "RTL Design Using Verilog With SKY130 Technology" workshop | May 11, 2023 | |
| JavaScript | 4 | Little handy Numerically controlled oscillator (NCO) Verilog RTL | Jul 02, 2022 | |
| Verilog | 6 | Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC | Mar 17, 2022 | |
| Verilog | 247 | A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design … | Aug 07, 2022 | |
| None | 2 | A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design … | Dec 12, 2023 | |
| Perl | 3 | Automation scripts for RTL design | Feb 06, 2022 | |
| Verilog | 5 | UART - RTL Design and Verification | Oct 13, 2023 | |
| None | 10 | 🐆 A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto … | Jul 18, 2022 | |
| Verilog | 9 | Amigo 1000 - Conversion of the Amiga 1000 schematic into Verilog 2001 RTL | Jun 28, 2020 | |
| Verilog | 2 | CPU written in Verilog harware description language, using the RTL abstraction level | Dec 10, 2023 | |
| Verilog | 13 | Top level of PulseRain M10 RTL design | Sep 07, 2022 | |
| Verilog | 4 | Verilog CPU design for MIPS instructions | Jan 19, 2021 | |
| OCaml | 13 | Convert Verilog to a Hardcaml design | Dec 27, 2022 | |
| Verilog | 2 | MIPS Multicycle CPU design in Verilog | May 14, 2024 | |
| Python | 218 | FPGA Design Suite based on C to Verilog design flow. | Oct 18, 2022 | |
| VHDL | 7 | Engineering Program on RTL Design for FPGA Accelerator | Aug 27, 2022 | |
| Verilog | 2 | Verilog design for hardware ray-caster game | Dec 20, 2023 | |
| Verilog | 4 | - Designed RTL of cruise control system in Verilog and verified the design using Verilog … | Jun 06, 2022 | |
| Verilog | 2 | RTL implementation for Advanced Encryption Standard (AES) in Verilog. Synthesis Done in Synopsys DC. | Apr 29, 2021 | |
| Verilog | 4 | RMSC with operating frequency of 300MHz. Coded, simulated and synthesized on Verilog RTL 72 stages … | Sep 02, 2022 | |
| Python | 4 | Python-based Hardware Design Processing Toolkit for Verilog HDL | Dec 07, 2021 | |
| Verilog | 19 | Design for 4 x 4 Matrix Multiplication using Verilog | Apr 02, 2023 | |
| Verilog | 5 | Design a sequential circuit (FSM) and implement using Verilog | Apr 20, 2023 | |
| Verilog | 3 | SJTU CS145 Computer Architecture Labs. | Apr 08, 2022 | |
| Verilog | 4 | This is the design experiment of a third-year computer composition principle course in a university. … | Mar 15, 2021 | |
| Verilog | 4 | Skywater 130nm LDO parts and DPLL | May 03, 2022 | |
| Verilog | 4 | None | Apr 11, 2022 | |
| Verilog | 4 | [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs | Mar 27, 2022 | |
| Verilog | 4 | UVM Testbench for Keccak sha3 core downloaded from Opencores https://opencores.org/projects/sha3 | Mar 30, 2022 | |
| Verilog | 4 | None | Jun 02, 2022 | |
| Verilog | 4 | Comprehensive hardware library in Verilog for hardware primitives | Oct 30, 2021 | |
| Verilog | 4 | Verilog RS232 Enhanced Synch-UART & RS232 Debugger HDL core with PC host RS232 real-time Hex-editor … | May 25, 2022 | |
| Verilog | 4 | None | Jun 07, 2022 | |
| Verilog | 4 | None | Jan 04, 2022 | |
| Verilog | 4 | FIFO implementation with different clock domains for read and write. | Jun 16, 2022 | |
| Verilog | 4 | 鉴于网上RISC v版单周期CPU完整资料较少，基本无能够直接运行版本，上传代码，仅供大家参考。相关问题可以联系作者[email protected]。 | Jul 05, 2022 | |
| Verilog | 4 | None | Apr 14, 2022 | |
| Verilog | 4 | Import of the demon core from SVN http://gadgetforge.gadgetfactory.net/svn/butterflylogic/trunk/Verilog_Core/ | Jul 19, 2016 | |
| Verilog | 4 | Single-cycle and pipelined MIPS CPUs written for learning purpose. Written in 12 hours. | Jun 21, 2022 | |
| Verilog | 4 | The AY-3-8500 Pong-on-a-chip for the Ulx3s ECP5 board | Jul 18, 2022 | |
| Verilog | 4 | Version of Ice40Beeb for Ulx3s ECP5 board | Jul 18, 2022 | |
| Verilog | 4 | ColecoVision console for the Ulx3s ECP5 board | Jul 18, 2022 | |
| Verilog | 4 | Sega Master System for Ulx3s ECP5 FPGA | Jul 18, 2022 | |
| Verilog | 4 | Minimal Commodore Vic 20 core for the Ulx3s ECP5 board | Jul 18, 2022 | |
| Verilog | 4 | "High density" digital standard cells for SKY130 provided by SkyWater. | Jul 31, 2022 | |
| Verilog | 4 | "Low speed" digital standard cells for SKY130 provided by SkyWater. | Jul 31, 2022 |