xfcp

Extensible FPGA control platform

Stars

3

Forks

0

Language

Verilog

Last Updated

Apr 15, 2023

Similar Repos
Repo Language Stars Description Updated At
Verilog 39 Extensible FPGA control platform Sep 04, 2022
Verilog 38 Original FPGA platform May 07, 2023
Jupyter Notebook 4 Cobra motion control via FPGA Dec 14, 2022
PHP 2 Extensible PHP Development Platform Dec 02, 2021
C++ 2 eXtensible Control Path daemon (xCPd) Apr 25, 2021
C# 14 Open Source Extensible Control & Analytics Jun 03, 2022
Eagle 241 SuperSpeed USB 3.0 FPGA platform Jul 22, 2022
None 8 Commodore 64 FPGA emulation platform Apr 01, 2023
Verilog 8 FPGA code for Kovan platform Mar 02, 2023
Python 13 Extensible Platform for Malware Analysis Jul 13, 2022
Go 1472 Extensible platform for infrastructure management Apr 19, 2023
Verilog 13 Virtual Platform for AWS FPGA support Jun 26, 2022
Verilog 27 An FPGA/PCI Device Reference Platform Aug 08, 2022
VHDL 12 10 Gbit/s flexible and extensible Ethernet FPGA-based traffic generator May 26, 2023
Rust 5 An extensible control system for physical computing Jul 01, 2022
Python 143 An Extensible Conversational Information Seeking Platform Jul 08, 2022
SystemVerilog 62 MOS 6581 / 8580 SID FPGA emulation platform Apr 15, 2023
Verilog 2 Galaksija computer for the MiSTer FPGA platform Oct 28, 2023
Verilog 3 SJTU CS145 Computer Architecture Labs. Apr 08, 2022
Verilog 4 This is the design experiment of a third-year computer composition principle course in a university. … Mar 15, 2021
Verilog 4 Skywater 130nm LDO parts and DPLL May 03, 2022
    CREME_DIGITAL
Verilog 4 None Apr 11, 2022
Verilog 4 [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs Mar 27, 2022
Verilog 4 UVM Testbench for Keccak sha3 core downloaded from Opencores https://opencores.org/projects/sha3 Mar 30, 2022
    axi4lite_sha3
Verilog 4 None Jun 02, 2022
Verilog 4 Comprehensive hardware library in Verilog for hardware primitives Oct 30, 2021
Verilog 4 Verilog RS232 Enhanced Synch-UART & RS232 Debugger HDL core with PC host RS232 real-time Hex-editor … May 25, 2022
    RealCPU
Verilog 4 None Jun 07, 2022
    cpu
Verilog 4 None Jan 04, 2022
Verilog 4 FIFO implementation with different clock domains for read and write. Jun 16, 2022
Verilog 4 鉴于网上RISC v版单周期CPU完整资料较少，基本无能够直接运行版本，上传代码，仅供大家参考。相关问题可以联系作者[email protected]。 Jul 05, 2022
    caravel-LoesterSoC
Verilog 4 None Apr 14, 2022
Verilog 4 Import of the demon core from SVN http://gadgetforge.gadgetfactory.net/svn/butterflylogic/trunk/Verilog_Core/ Jul 19, 2016
Verilog 4 Single-cycle and pipelined MIPS CPUs written for learning purpose. Written in 12 hours. Jun 21, 2022
Verilog 4 The AY-3-8500 Pong-on-a-chip for the Ulx3s ECP5 board Jul 18, 2022
Verilog 4 Version of Ice40Beeb for Ulx3s ECP5 board Jul 18, 2022
Verilog 4 ColecoVision console for the Ulx3s ECP5 board Jul 18, 2022
Verilog 4 Sega Master System for Ulx3s ECP5 FPGA Jul 18, 2022
Verilog 4 Minimal Commodore Vic 20 core for the Ulx3s ECP5 board Jul 18, 2022
Verilog 4 "High density" digital standard cells for SKY130 provided by SkyWater. Jul 31, 2022
Verilog 4 "Low speed" digital standard cells for SKY130 provided by SkyWater. Jul 31, 2022
    openrcx-calibration
Verilog 4 None Aug 06, 2022
Verilog 4 Verilog-Based-NoC-Simulator Oct 30, 2019
    ice40
Verilog 4 None Jan 20, 2022
    fpga-lvds-ddr
Verilog 4 None Mar 17, 2022
    mph-tristate-test
Verilog 4 None Mar 17, 2022
    multi-project-harness
Verilog 4 None Mar 12, 2021
Verilog 4 Demo project for Zero to ASIC course & presentations Jun 01, 2022
    caravel_aes
Verilog 4 None Oct 10, 2021
Verilog 4 Verilog CPU design for MIPS instructions Jan 19, 2021