Simple_AXI_RAM

A simple AXI4-Lite compatible RAM unit.

Stars

2

Forks

1

Language

Verilog

Last Updated

Apr 12, 2022

Similar Repos
Repo Language Stars Description Updated At
None 3 AXI4 and AXI4-Lite synthesizable modules and verification infrastructure Apr 19, 2022
SystemVerilog 2 AXI4 and AXI4-Lite synthesizable modules and verification infrastructure Jun 02, 2021
Tcl 11 Generates simple AXI4-lite IP for use in Vivado from register specifications Apr 01, 2023
VHDL 69 AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. … May 14, 2023
VHDL 2 AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. … Dec 10, 2023
Perl 3 Test::Unit::Lite - Unit testing without external dependencies Nov 11, 2016
C# 12 Simple RAM Cleaner Jun 27, 2022
C++ 2 Simple RAM filler Apr 24, 2023
None 2 Mbits axi4 avip Jun 21, 2023
Python 2 models tensorflow lite compatible dev board May 25, 2022
None 4 MSX1 compatible machine with old fashion D-Ram Jan 11, 2022
Python 2 A small library to communicate with AXI4 and AXI4-Stream hubs Mar 01, 2024
C 2 Simple ram machine interpreter Aug 19, 2021
SystemVerilog 4 AXI4/AIB Bridge RTL Nov 07, 2022
HTML 5 This unit is compatible with the YAMAHA UCN-01 unit. Apr 26, 2022
OCaml 17 Unit test framework compatible with js_of_ocaml Jul 03, 2021
C 3 MSX pana Amusement Cartridge compatible unit Jun 11, 2022
C 8 SEGA Fighting Pad 6B compatible unit Jul 21, 2021
C++ 4 Simple RAM benchmark for Linux. Oct 08, 2023
VHDL 4 Simple AXI4 Master Read and Write DMA module. Use PipeWork Components. Mar 29, 2022
C 2 SQL-compatible RAM-free micro database with pretty terminal output Nov 15, 2022
SystemVerilog 12 Development of AXI4 Accelerated VIP Aug 11, 2022
C++ 47 SDRAM controller with AXI4 interface Mar 31, 2023
VHDL 2 Bonfire toplevel with AXI4 Interfaces Jun 04, 2022
Verilog 2 AXI4-Stream FIR filter IP Dec 13, 2022
SystemVerilog 12 This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) … Apr 12, 2023
JavaScript 1495 :ram::sparkles: Fantasy-Land compatible types for easy integration with Ramda.js Apr 19, 2023
C++ 4 A simple RAM disk creation tool Feb 11, 2022
Verilog 3 SJTU CS145 Computer Architecture Labs. Apr 08, 2022
Verilog 4 This is the design experiment of a third-year computer composition principle course in a university. … Mar 15, 2021
Verilog 4 Skywater 130nm LDO parts and DPLL May 03, 2022
    CREME_DIGITAL
Verilog 4 None Apr 11, 2022
Verilog 4 [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs Mar 27, 2022
Verilog 4 UVM Testbench for Keccak sha3 core downloaded from Opencores https://opencores.org/projects/sha3 Mar 30, 2022
    axi4lite_sha3
Verilog 4 None Jun 02, 2022
Verilog 4 Comprehensive hardware library in Verilog for hardware primitives Oct 30, 2021
Verilog 4 Verilog RS232 Enhanced Synch-UART & RS232 Debugger HDL core with PC host RS232 real-time Hex-editor … May 25, 2022
    RealCPU
Verilog 4 None Jun 07, 2022
    cpu
Verilog 4 None Jan 04, 2022
Verilog 4 FIFO implementation with different clock domains for read and write. Jun 16, 2022
Verilog 4 鉴于网上RISC v版单周期CPU完整资料较少，基本无能够直接运行版本，上传代码，仅供大家参考。相关问题可以联系作者[email protected]。 Jul 05, 2022
    caravel-LoesterSoC
Verilog 4 None Apr 14, 2022
Verilog 4 Import of the demon core from SVN http://gadgetforge.gadgetfactory.net/svn/butterflylogic/trunk/Verilog_Core/ Jul 19, 2016
Verilog 4 Single-cycle and pipelined MIPS CPUs written for learning purpose. Written in 12 hours. Jun 21, 2022
Verilog 4 The AY-3-8500 Pong-on-a-chip for the Ulx3s ECP5 board Jul 18, 2022
Verilog 4 Version of Ice40Beeb for Ulx3s ECP5 board Jul 18, 2022
Verilog 4 ColecoVision console for the Ulx3s ECP5 board Jul 18, 2022
Verilog 4 Sega Master System for Ulx3s ECP5 FPGA Jul 18, 2022
Verilog 4 Minimal Commodore Vic 20 core for the Ulx3s ECP5 board Jul 18, 2022
Verilog 4 "High density" digital standard cells for SKY130 provided by SkyWater. Jul 31, 2022