netv2-fpga-chroma-key

Chroma key IP block for NeTV2

Stars

6

Forks

3

Language

Verilog

Last Updated

Jan 29, 2022

Similar Repos
Repo Language Stars Description Updated At
VHDL 18 Vivado design for basic NeTV2 FPGA with chroma-based overlay Jun 10, 2022
Verilog 5 DVI encoder block for NeTV2 FPGA Jan 29, 2022
ShaderLab 93 Chroma key shader asset for Unity Apr 28, 2023
C# 27 Chroma Key Demo is an example demonstrating chroma key filter in Imaging SDK. Apr 20, 2021
Tcl 8 NeTV2 FPGA snooper for the HDCP block transfer across the DDC Jan 29, 2022
JavaScript 7 Minimum chroma key processing for your camera stream. Jan 03, 2022
C 5 FPGA code for NeTV2 May 08, 2021
C 5 FPGA code for NeTV2 Feb 05, 2023
C 3 Km management utility for NeTV2 May 03, 2020
Tcl 4 EDID Snooper for NeTV2 implementation Jan 29, 2022
Tcl 7 HDMI/DVI decoder for NeTV2 FPGA Jan 29, 2022
C 5 PCI memory access tools for NeTV2 May 03, 2020
C 13 NeTV2 SoC based on LiteX Apr 02, 2023
C# 7 A implementation of the chroma key, saturation and zoom effect for Windows.Media.Effects and UWP. Jun 22, 2022
Verilog 13 HDCP cipher engine for the NeTV2 FPGA May 09, 2023
Python 16 light animations for chroma Feb 24, 2021
C++ 5 Storage Engine for block and key/value stores. Mar 30, 2023
JavaScript 18 Chroma key a video/image/canvas element in real time using the GPU Apr 03, 2023
C++ 5 Razer Chroma Plugin for gVim Jan 29, 2020
Dart 2 Razer Chroma functionality for Dart. Jan 28, 2022
Rust 10 Razer Chroma SDK for Rust May 14, 2022
Jupyter Notebook 26 Ruby client for Chroma DB Jun 25, 2023
JavaScript 2 stylus' chroma plugin Apr 23, 2014
OCaml 24 a small, simple block-backed key-value store for MirageOS Aug 03, 2022
Verilog 3 SJTU CS145 Computer Architecture Labs. Apr 08, 2022
Verilog 4 This is the design experiment of a third-year computer composition principle course in a university. … Mar 15, 2021
Verilog 4 Skywater 130nm LDO parts and DPLL May 03, 2022
    CREME_DIGITAL
Verilog 4 None Apr 11, 2022
Verilog 4 [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs Mar 27, 2022
Verilog 4 UVM Testbench for Keccak sha3 core downloaded from Opencores https://opencores.org/projects/sha3 Mar 30, 2022
    axi4lite_sha3
Verilog 4 None Jun 02, 2022
Verilog 4 Comprehensive hardware library in Verilog for hardware primitives Oct 30, 2021
Verilog 4 Verilog RS232 Enhanced Synch-UART & RS232 Debugger HDL core with PC host RS232 real-time Hex-editor … May 25, 2022
    RealCPU
Verilog 4 None Jun 07, 2022
    cpu
Verilog 4 None Jan 04, 2022
Verilog 4 FIFO implementation with different clock domains for read and write. Jun 16, 2022
Verilog 4 鉴于网上RISC v版单周期CPU完整资料较少，基本无能够直接运行版本，上传代码，仅供大家参考。相关问题可以联系作者[email protected]。 Jul 05, 2022
    caravel-LoesterSoC
Verilog 4 None Apr 14, 2022
Verilog 4 Import of the demon core from SVN http://gadgetforge.gadgetfactory.net/svn/butterflylogic/trunk/Verilog_Core/ Jul 19, 2016
Verilog 4 Single-cycle and pipelined MIPS CPUs written for learning purpose. Written in 12 hours. Jun 21, 2022
Verilog 4 The AY-3-8500 Pong-on-a-chip for the Ulx3s ECP5 board Jul 18, 2022
Verilog 4 Version of Ice40Beeb for Ulx3s ECP5 board Jul 18, 2022
Verilog 4 ColecoVision console for the Ulx3s ECP5 board Jul 18, 2022
Verilog 4 Sega Master System for Ulx3s ECP5 FPGA Jul 18, 2022
Verilog 4 Minimal Commodore Vic 20 core for the Ulx3s ECP5 board Jul 18, 2022
Verilog 4 "High density" digital standard cells for SKY130 provided by SkyWater. Jul 31, 2022
Verilog 4 "Low speed" digital standard cells for SKY130 provided by SkyWater. Jul 31, 2022
    openrcx-calibration
Verilog 4 None Aug 06, 2022
Verilog 4 Verilog-Based-NoC-Simulator Oct 30, 2019
    ice40
Verilog 4 None Jan 20, 2022