Stars
10
Forks
5
Language
Verilog
Last Updated
Jul 09, 2023
Similar Repos
| Repo | Language | Stars | Description | Updated At |
|---|---|---|---|---|
| Verilog | 7 | Delta-Sigma modulator (DSM) for fractional phase locked loop. | Jun 01, 2022 | |
| Python | 3 | Phase Locked Loop Neural Network | Aug 01, 2022 | |
| C | 2 | Phase locked loop algorithm implemented for grid synchronization. | Jul 21, 2022 | |
| None | 7 | VSD workshop - Phase Locked Loop(PLL) IC Design | Mar 01, 2022 | |
| Common Lisp | 2 | Global convergence of a digital Phase-Locked Loop. | Jan 11, 2023 | |
| Matlab | 3 | Phase Locked Loop for an I-Q modulated signal with a fixed phase offset. | Aug 01, 2022 | |
| Verilog | 65 | A collection of phase locked loop (PLL) related projects | Sep 30, 2022 | |
| Verilog | 6 | A digital phase-locked loop implemented on Spartan-6 | Feb 28, 2022 | |
| VHDL | 2 | An all digital implementation of the Phase Locked Loop | Oct 04, 2022 | |
| VHDL | 3 | More advanced phase-locked-loop project for an FPGA design course | Nov 26, 2021 | |
| Python | 22 | Digital Phase-locked-loop software for Locking a Frequency Comb using a Red Pitaya | Mar 08, 2022 | |
| MATLAB | 8 | Phase asymmetry ultrasound despeckling with fractional anisotropic diffusion and total variation | Mar 15, 2023 | |
| TypeScript | 3 | Performant animation loop with central delta calculation | Nov 16, 2022 | |
| Verilog | 2 | FPGA-based sigma-delta DAC and PCM audio player | Apr 30, 2023 | |
| MATLAB | 2 | MathWorks-Excellence-in-Innovation/projects/Behavioral Modelling of Phase-Locked Loop using Deep Learning Techniques/ | May 20, 2022 | |
| None | 2 | This repository displays a detailed construct of a Digital Phase Locked Loop made in Cadence … | Sep 08, 2022 | |
| None | 13 | KiCad project files and arduino code for an in-expensive and simple phase-locked-loop driver for piezo-electric … | Sep 14, 2021 | |
| C# | 14 | Blazor dual mode with best practices in mind! | May 11, 2022 | |
| C | 1339 | Dual-mode Bluetooth stack, with small memory footprint. | Apr 27, 2023 | |
| C++ | 25 | Generic library for any voltage and current sensors. Interrupt based, implements a zero cross detector … | Sep 17, 2022 | |
| C | 2 | Some experiments with SDRplay RSPduo in dual tuner mode | Oct 02, 2023 | |
| Ruby | 34 | Loop fork with branches for Loop and Loop with Patches, and FreeAPS | Mar 22, 2023 | |
| Vue | 2 | minimum example with sigma and vue3 | Feb 23, 2023 | |
| C++ | 7 | Using simple MLPs to replicate sensor fusion and Dual-Loop PID control | Jun 26, 2023 | |
| Python | 12 | A GUI for creating and displaying phase masks for a Liquid Crystal on Silicon (LCoS) … | Jul 20, 2021 | |
| Java | 3 | RecyclerView with Divider, Notify Data Update, Insert and Delete. | Jan 28, 2023 | |
| Jupyter Notebook | 4 | Fitting of peaks from SXRD experiment for single and dual-phase Zr and Ti alloys. | May 30, 2022 | |
| SystemVerilog | 6 | A simple SystemVerilog digital phase-locked loop based (roughly) on TI's SDLA005B application note. The design … | Aug 30, 2022 | |
| Emacs Lisp | 10 | Display lunar phase and sunrise/sunset time in emacs mode line | Apr 23, 2022 | |
| Julia | 20 | Probability models with `y ~ Normal(mu, sigma)` style syntax and reverse mode AD for gradients; … | Nov 21, 2021 | |
| Arduino | 7 | The Bluetooth Module HM-13 has dual mode include EDR and BLE. | May 24, 2020 | |
| Assembly | 2 | Shared API for DOS and OS/2 to produce dual mode applications | Jan 28, 2023 | |
| None | 47 | Sysmon and wazuh integration with Sigma sysmon rules [updated] | Apr 24, 2023 | |
| TSQL | 46 | Data Engineering with Spark and Delta Lake | Aug 02, 2022 | |
| JavaScript | 2 | Operational transform example with Quill and Delta | Sep 06, 2020 | |
| HTML | 7 | Commodore C64C RF modulator replacement with S-Video and stereo audio output. | May 17, 2023 | |
| Rust | 5 | sBotics file modulator is a modulator for big files, separating them, enabling the organization of … | Jun 06, 2022 | |
| Jupyter Notebook | 11 | Implemented the forward mode of automatic differentiation with the help of dual numbers using Python. | Aug 03, 2022 | |
| Verilog | 3 | SJTU CS145 Computer Architecture Labs. | Apr 08, 2022 | |
| Verilog | 4 | This is the design experiment of a third-year computer composition principle course in a university. … | Mar 15, 2021 | |
| Verilog | 4 | Skywater 130nm LDO parts and DPLL | May 03, 2022 | |
| Verilog | 4 | None | Apr 11, 2022 | |
| Verilog | 4 | [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs | Mar 27, 2022 | |
| Verilog | 4 | UVM Testbench for Keccak sha3 core downloaded from Opencores https://opencores.org/projects/sha3 | Mar 30, 2022 | |
| Verilog | 4 | None | Jun 02, 2022 | |
| Verilog | 4 | Comprehensive hardware library in Verilog for hardware primitives | Oct 30, 2021 | |
| Verilog | 4 | Verilog RS232 Enhanced Synch-UART & RS232 Debugger HDL core with PC host RS232 real-time Hex-editor … | May 25, 2022 | |
| Verilog | 4 | None | Jun 07, 2022 | |
| Verilog | 4 | None | Jan 04, 2022 | |
| Verilog | 4 | FIFO implementation with different clock domains for read and write. | Jun 16, 2022 |