diablo

diablo is an Out-Of-Order 64-bit RISC-V processor.

Stars

9

Forks

4

Language

SystemVerilog

Last Updated

May 13, 2023

Similar Repos
Repo Language Stars Description Updated At
Verilog 2 32 bit RISC Processor Jun 11, 2021
Verilog 17 32-bit RISC processor May 16, 2022
Verilog 5 Simple Pipelined 32 bit RISC Processor Jul 16, 2022
SystemVerilog 9 64-bit multicore RISC-V processor Aug 05, 2022
Python 247 A 32-bit RISC-V soft processor Jun 12, 2022
Python 2 A 32-bit RISC-V soft processor Feb 28, 2023
C++ 12 Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model Dec 01, 2022
Verilog 3 Verilog implementation of the 32-bit RISC processor. May 23, 2022
Assembly 48 A 32-bit RISC-V processor for mriscv project Jun 03, 2022
VHDL 2 A RISC/CISC 32 bit softcore processor in VHDL Dec 23, 2022
C++ 5 An emulator for a 16-bit MIPS-style RISC processor Jan 10, 2020
Verilog 2 32-bit RISC Processor design using Harvard Architecture in Verilog. May 05, 2022
Batchfile 4 32-Bit RISC inspired Processor with Von Neumann Architecture using Logisim May 21, 2022
C 31 A 32-bit RISC-V Processor Designed with High-Level Synthesis Apr 25, 2023
SystemVerilog 2 An implementation of Risc-V and my first 32-bit processor. Dec 06, 2023
VHDL 7 VHDL implementation of a 16-bit RISC processor targeting the BASYS3 FPGA Apr 25, 2021
Verilog 2 RV32E201X is a 5-stage pipelined 32-bit RISC-V processor core. Dec 15, 2023
Python 2 RAMP's out of order RV32G processor, implemented with PyMTL3 Nov 14, 2022
Verilog 2 An implementation of a RISC 16-bit processor with custom Datapath and Controller. Jun 23, 2022
Assembly 57 Configurable RISC-V Processor Mar 20, 2023
C 7 RISC-V processor model May 15, 2023
Assembly 2 Configurable RISC-V Processor Jul 06, 2023
Scala 8 An out-of-order processor that supports multiple instruction sets. Jul 31, 2022
Verilog 3 8-Bit Processor Jun 30, 2021
Python 11 RISC-V out-of-order core for education and research purposes Apr 26, 2023
VHDL 3 A highly Out-of-Order execution processor for the Klessydra family Mar 07, 2023
Verilog 6 Single Cycle RISC MIPS Processor Mar 06, 2022
Verilog 2 Simple RISC-V processor project Dec 20, 2020
SystemVerilog 42 Naive Educational RISC V processor Aug 11, 2022
Verilog 16 A pipelined RISC-V processor Feb 23, 2023
Java 2 A RISC-V processor simulator Jun 16, 2023
VHDL 3 32Bit Bit-Serial Processor May 02, 2022
Ruby 10 Parsing data out of Diablo 3. May 25, 2020
C 8 32-bit RISC-V microcontroller May 11, 2022
C 16 32-bit RISC-V Emulator Mar 02, 2022
C 2 RISC-V 64-bit kernel Oct 12, 2022
None 8 Huawei Hi3861 RISC-V processor notes May 11, 2023
SystemVerilog 5 SystemVerilog realization of RISC-V processor May 08, 2023
Python 2 RISC-V processor implemented in Amaranth Jan 09, 2023
C 854 An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more Aug 31, 2022
C 3 An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more Feb 17, 2023
C 4 An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more Apr 11, 2023
C 2 An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more Apr 03, 2023
C 3 An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more Mar 30, 2023
None 2 An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more Jun 10, 2021
Verilog 567 32-bit Superscalar RISC-V CPU Apr 24, 2023
Go 7 32/64-bit RISC-V emulator Jan 06, 2023
Python 2 RISC-V Bit Manipulation ISA Extension Mar 04, 2023
SystemVerilog 10 RISC-V Processor Implementation (RV32IM, TileLink-UL) May 02, 2022
Scala 2922 Open-source high-performance RISC-V processor Aug 15, 2022